VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)

Ibrahimbagh, Hyderabad-31 Approved by A.I.C.T.E., New Delhi and Affiliated to Osmania University, Hyderabad-07

Sponsored by VASAVI ACADEMY OF EDUCATION Hyderabad



SCHEME OF INSTRUCTION AND SYLLABI UNDER CBCS FOR M.E. (ECE) EMBEDDED SYSTEMS AND VLSI DESIGN

(ES&VLSID)

I TO IV SEMESTERS

With effect from 2020-22 (For the batch admitted in 2020-21)

(R-20)



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Phones: +91-40-23146040, 23146041

Fax: +91-40-23146090

Institute Vision

Striving for a symbiosis of technological excellence and human values

Institute Mission

To arm young brains with competitive technology and nurture holistic development of the individuals for a better tomorrow

Department Vision

Striving for excellence in teaching, training and research in the areas of Electronics and Communication Engineering

Department Mission

To inculcate a spirit of scientific temper and analytical thinking, and train the students in contemporary technologies in Electronics & Communication Engineering to meet the needs of the industry and society with ethical values.

Program Educational Objectives (PEO):

PG - M.E (ES & VLSID): Embedded Systems and VLSI Design

- **PEO1:** Graduates will be able to acquire indepth knowledge in the field of Embedded Systems and VLSI Design for designing and implementing systems employing latest techniques and tools
- **PEO2:** Graduates will be able to carry out research independently and write & present a substantial research report
- **PEO3:** Graduates will be able to demonstrate effective communication skills and leadership qualities with ethical attitudes in broad societal context while working in a multiple disciplinary environment

Program Outcomes (PO):

 $\mbox{PG}-\mbox{M.E}$ (ES & VLSID) : Embedded Systems and VLSI Design :

Graduates will have

- **PO1:** An ability to independently carry out research /investigation and development work to solve practical problems.
- **PO2:** An ability to write and present a substantial technical report/document.
- **PO3:** An ability to demonstrate a degree of mastery over the area of Embedded Systems and VLSI Design.
- PO4: An ability to apply appropriate techniques and modern engineering tools in the design and implementation of VLSI and Embedded Systems.
- **PO5:** An ability to apply engineering and Management principles as a member and leader in a team, to manage projects in multi-disciplinary environment with lifelong learning capabilities

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) DEPARTMENTOF ELECTRONICS AND COMMUNICATIONS ENGINEERING

SCHEME OF INSTRUCTION AND EXAMINATION FOR

M.E - ECE (ES&VLSID) EMBEDDED SYSTEMS AND VLSI DESIGN

I-SEMESTER under CBCS Scheme for 2020-21 Batch (R – 20)

M.E - ECE (ES&VLSID) I-Semester									
).				neme struc	-	Scheme of Examination			on
S.No.	Course Code			lours per Week		Duration in Hrs	Maxir Ma		Credits
			L	Т	P/D	III III S	SEE	CIE	۲
		THEORY							
1	PI20HS110EH	Skill Development Course-I: Communication Skills in English	1	-	-	2	40	30	1
2	PI20PC110EC	PC-I: Embedded System Design	3	-	-	3	60	40	3
3	PI20PC120EC	PC-II: Digital IC Design	3	-	-	3	60	40	3
4	PI20PC130EC	PC-III: Analog IC Design	3	-	-	3	60	40	3
5	PI20PE1X0EC	PE- I	3	-	-	3	60	40	3
6 PI20PE1X0EC PE- II						3	60	40	3
7	PI20PE1XXEC	Skill Development Course -I: Technical Skills	2	-	-	3	40	30	1
8	PI20AC110EH	AC-I: English for Research Paper Writing	2	-	-	3	60	40	-
		LABORATORY							
9	PI20PC111EC	Embedded Systems Laboratory	-	1	4	1	1	50	2
10	PI20PC121EC	Design and Simulation Laboratory – I	-	-	4	-		50	2
11	PI20PC138EC	Seminar	-	-	2	-	-	50	1
	Total 20 - 10 - 460 460 22							22	
	Grand Total 30 920								
Left	Left over hours will be allocated for : Library/ Proctorial Interaction / FC /CCA								

S. No.	Course Code	Course	Hours per week
Prof	essional Core C	courses (R – 20)	
1	PI20PC240ME	Research Methodology and IPR	2
2	PI20PC110EC	Core – I: Embedded System Design	3
3	PI20PC120EC	Core – II: Digital IC Design	3
4	PI20PC130EC	Core – III: Analog IC Design	3
5	PI20PC210EC	Core – IV: Embedded Real Time Operating Systems	3
6	PI20PC220EC	Core – V: Mixed Signal IC Design	3
7	PI20PC230EC	Core – VI: VLSI Physical Design	3
8	PI20PC111EC	Embedded Systems Laboratory	3
9	PI20PC121EC	Design and Simulation Laboratory-I	3
10	PI20PC211EC	Embedded Systems Application Laboratory	3
11	PI20PC211EC	Design and Simulation Laboratory –II	3
12	PI20PW219EC	Mini Project	2
13	PI20HS110EH	Skill Development Course -I : Communication Skills in English	3
14	PI20HS210EH	Skill Development Course -II : Soft Skills	3
15	PI20PC138EC	Seminar	2
16	PI20PW319EC	Dissertation-Phase-I / Internship	8
17	PI20PW419EC	Dissertation-Phase-II / Internship	24

S. No.	Course Code	Course	Hours per week					
Prof	Professional Electives (R – 20)							
Elec								
1	PI20PE110EC	Advanced Computer Organization	3					
2	PI20PE120EC	Programming Languages for Embedded Software	3					
3	PI20PE130EC	IoT Architectures and Protocols	3					
Elec	tive – II							
4	PI20PE140EC	VLSI Technology	3					
5	PI20PE150EC	Hardware Descriptive Languages	3					
6	PI20PE160EC	Physics of Semiconductor Devices	3					
Elec	tive – III							
7	PI20PE210EC	System on Chip Design	3					
8	PI20PE220EC	Hardware-Software Co-design	3					
9	PI20PE230EC	Scripting Languages	3					
Elec	tive – IV							
10	PI20PE240EC	CPLD & FPGA Architectures and Applications	3					
11	PI20PE250EC	Low Power VLSI Design	3					
12	PI20PE260EC	Design and Verification using System Verilog	3					
Elec	tive – V							
13	PI20PE310EC	Design for Testability	3					
14	PI20PE320EC	High Level Synthesis	3					
15	PI20PE330EC	Static Timing Analysis	3					
Tech	Technical Skills							
16	PI20PE1XXEC	Skill Development Course -I: Technical Skills	1					
17	PI20PE2XXEC	Skill Development Course -II: Technical Skills	1					

S. No.	Course Code	Course	Hours per week					
Aud	Audit Course – I (R – 20)							
1	PI20AC110EH	English for Research Paper Writing	2					
2	PI20AC120XX	Value Education	2					
3	PI20AC130XX	Stress Management by Yoga	2					
4	PI20AC140XX	Sanskrit for Technical Knowledge	2					
Aud	it Course -II							
1	PI20AC210EH	Pedagogy Studies	2					
2	PI20AC220XX	Personality Development through Life Enlightenment Skills	2					
3	PI20AC230XX	Constitution of India	2					
4	PI20AC240XX	Disaster Management	2					
Ope	n Electives							
1	PX200E310CS	Fundamentals of Python Programming	3					
2	PX20OE320XX	Industrial Safety	3					
3	PX200E330ME	Advanced Operations Research	3					
4	PX20OE340XX	Cost Management of Engineering Projects	3					
5	PX20OE350XX	Composite Materials	3					
6	PX20OE360XX	Waste to Energy	3					
7	PX20OE370XX	Business Analytics	3					

DEPARTMENT OF HUMANITIES AND SOCIAL SCIENCES

Skill Development Course-I: Communication Skills in English

SYLLABUS FOR M.E. - I SEMESTER

L:T:P (Hrs./week) : 1:0:0	SEE Marks: 40	Course Code: PI20HS110EH
Credits: 1	CIE Marks: 30	Duration of SEE : 2 Hours

COURSE OBJECTIVES	COURSE OUTCOMES			
This course will enable the students to:	On completion of the course the			
1. involve in the content for all the	students will be able to:			
above mentioned four skills in	Make effective presentations			
teaching English and to get students	2. Successfully attempt versant,			
proficient in both receptive and	AMCAT and secure better			
productive skills	placements			
	3. Perform better in Interviews			

UNIT - I: Remedial English: Delightful Descriptions

Describing Past, Present and Future Events.

UNIT - II: Developing Conversational Skills

Exchange of pleasantries, Exchange facts and opinions, Using relevant vocabulary.

UNIT - III: Contextual Conversations:

Ask for Information, Give Information, Convey bad news, show appreciation

UNIT - IV: Business English: Professional Communication:

Concise Cogent Communication, Active Listening, Interact, Interpret and Respond. **Expositions and Discussions:** Organization, Key Points, Differing Opinions, Logical conclusions. **Effective Writing Skills:** Structure, Rough Draft, Improvisations and Final Draft for Emails, paragraphs and Essays. **High Impact Presentations:** Structure, Content, Review, Delivery

UNIT - V: Industry Orientation and Interview Preparation

Interview Preparation—Fundamental Principles of Interviewing, Resume Preparation, Types of Interviews, General Preparations for an Interview. Corporate Survival skills: Personal accountability, Goal Setting, Business Etiquette, Team Work

Learning Resources:

- 1. Business Communication, by Hory Shankar Mukerjee, Oxford/2013
- Managing Soft Skills for Personality Development by B.N.Gosh, Tata McGraw-Hill/ 2012
- 3. Personality Development & Soft Skills by Barun K Mitra, Oxford/2011
- 4. Murphy, Herta A., Hildebrandt, Herbert W., & Thomas, Jane P., (2008) "Effective Business Communication", Seventh Edition, Tata McGraw Hill, New Delhi
- Locker, Kitty O., Kaczmarek, Stephen Kyo, (2007), "Business Communication
 Building Critical Skills", Tata McGraw Hill, New Delhi
- 6. Lesikar, Raymond V., &Flatley, Marie E., (2005) "Basic Business Communication Skills for Empowering the Internet Generation", Tenth Edition, Tata McGraw Hill, New Delhi
- 7. Raman M., & Singh, P., (2006) "Business Communication", Oxford University Press, New Delhi.

Journals / Magazines:

- 1. Journal of Business Communication, Sage publications
- 2. Management Education, Mumbai

Websites:

www.mindtools.com www.bcr.com

1.	No. of Internal Tests	:	2	Max. Marks for each Internal Tests:	20
----	-----------------------	---	---	-------------------------------------	----

2. No. of Assignments : 2 Max. Marks for each Assignment : 5

3. No. of Quizzes : 2 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Embedded System Design

Professional Core - I

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PC110EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. Implement embedded hardware & firmware using embedded-C for C51	On completion of the course, students will be able to
to interface with different I/O.	1. Define, Classify and Analyze
2. Demonstrate the embedded system design using ARM IP core with	embedded system product design with IC Technology.
emphasis on its programming model.	2. Design & implement device drivers
3. Interpret serial and parallel bus communication protocols used for	in embedded-C for C51 target MCU to interface I/O.
providing connectivity and propose debugging techniques for testing.	3. Analyze ARM IP Core usage in design with its programming model.
3 3 44 4 44 4 44 4	4. Justify the hardware software co-
	design issues along with debugging techniques.
	5. Propose serial & parallel protocols to
	design networked embedded systems.

UNIT - I

Embedded Systems Overview: Definition of Embedded System; Examples; Design Challenges–Optimizing Design Metrics; Selection of processor or controller & memories; Processor Technology; RISC Vs CISC

UNIT - II

Real World Interfacing using Embedded C with AT89S52 (8051 Microcontroller): ADC0808, LED, Seven Segment Displays, DAC, LCD, Keypad, RTC, DC Motor, Stepper Motor driving actuators using PWM.

UNIT - III

ARM Core Architecture: Introduction to RISC concepts with ARM as CPU, ARM engine Architecture, AMBA Bus, Core Registers, Programming Modes, Importance of Thumb Mode, CPSR, SPSR, Pipeline, Exceptions, Interrupts

and vector table; ARM Programming Model; Core Extensions, ARM Revisions, ARM processor families and comparisons.

UNIT - IV

Embedded Networking: Serial protocols topology & working principles and frame formats – I²C; SPI; USB; CAN; Ethernet; Parallel Protocols – PCI; PCIx; AMBA bus

UNIT - V

Embedded Debugging Techniques: Debugging Methods using Software and Hardware; usage of JTAG adaptor for ARM and Embedded ICE Embedded Software Architectures Introduction: Round-Robin; RR with Interrupt; Functional Queue Scheduling & need of RTOS

Learning Resources:

- 1. Frank Vahid, Tony Givargis "Embedded System Design A Unified Hardware/Software Introduction" John Wiley & Sons, Inc. 2002.
- 2. Andrew N Sloss, Dominic Symes & Chris Wright, "ARM System Developer's Guide: Designing and Optimizing System Software", The Morgan Kaufmann Series 2004.
- 3. Mazidi M.A and Mazidi J.G, "The 8051 Microcontroller and Embedded Systems", Pearson 2007.
- 4. David E Simon, "An Embedded Software Primer", Pearson Education, 2005.

The break-up of CIE: Internal Tests + Assignments + Quizzes

	•					
1.	No. of Internal Tests	:[2	Max. Marks for each Internal Tests	:	30
2.	No. of Assignments	:[3	Max. Marks for each Assignment	:	5
3.	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Digital IC Design

Professional Core - II

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PC120EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

	COURSE OBJECTIVES	COURSE OUTCOMES
1.	Appreciate the importance of	On completion of the course, students will
	secondary effects such as velocity	be able to
	saturation, sub-threshold leakage of	1. Appreciate the secondary effects of
	MOSFETS and study the modifications	
	in the device models in DSM regime.	timing analysis and size the inverters
2.	Analyse the effect of sizing the	1 1 3
	devices on CMOS inverter	
	performance the inverters,	gates with Logical Effort,
3.	Optimize critical data paths	, , , , , , ,
	considering Logical, Electrical and	in both dynamic and static CMOS
١,	Branch Efforts	designs, and apply pipelining
4.	Estimate power and delay in both	· · · · · · · · · · · · · · · · · · ·
	static and dynamic CMOS combinational and sequential circuits	Circuits 4. Analyse the interconnect parasitics
5.	Design arithmetic building blocks and	Analyse the interconnect parasitics and their effect on clock distribution
٥.	memory blocks for use in a	5. Design a simple datapath for a
	microprocessor and analyse their	processor and apply power reduction
	performance.	techniques
	performance.	6. Design a 6T SRAM cell and organise a
		memory bank

UNIT - I

Introduction to DSM CMOS Digital IC design: Quality Metrics, Trends, MOSFET secondary effects, Simple Interconnect Wire models, Design rules, Sub-threshold Conduction. CMOS Inverter – Static and Dynamic Behaviour, Performance, Power and Delay characteristics, NMOS and Pseudo-NMOS Inverters, Sizing of Inverters, Tristate Inverters. Switching Time analysis, Detailed Load Capacitance Calculation, Inverter Sizing for Optimal Path Delay.

UNIT - II

Designing Combinational Logic in CMOS: Static CMOS design: Complimentary CMOS, Ratioed Logic, Pass Transistor Logic, Transmission Gate Logic, Optimizing Paths with Logical effort.

Dynamic CMOS Design: Basic Principles, Speed and Power dissipation in Dynamic Logic, Signal Integrity Issues, Cascading Dynamic Gates

UNIT - III

Designing Sequential Circuits: Static Latches and registers, Dynamic Latches and registers, Alternative Register styles, Pipelining to optimize Sequential Circuits, Non-bistable sequential Circuits. Coping with Interconnects: Capacitive, Resistive and Inductive parasitic, Advanced Interconnect Techniques, Power Grid and Clock design: Power Distribution Design, Clocking and Timing Issues, Phase-Locked Loops / Delay Locked Loops.

UNIT - IV

Designing Arithmetic Building Blocks: Datapaths in Digital Processor Architectures,: The Adder, The Multiplier, The Shifter and The Comparator. Power and Speed Trade offs in Datapath Operators: Design-Time Power Reduction Techniques, Run-Time Power Management, Reducing the Power in Standby (or Sleep) Mode. Power Grid and Clock Design: Power Distribution Design, Clocking and Timing Issues

UNIT - V

Semiconductor Memory Design: Introduction: Memory Organization, Types of memory, memory Timing Parameters, MOS Decoders. SRAM Cell Design: Read Write Operations, SRAM Cell Layout

Learning Resources:

- 1. Jan M Rabaey, Anantha Chandrakasan and B. Nikolic, "Digital Integrated Circuits A Design Perspective"", Second Edition, PHI/ Pearson, 2003.
- 2. David A Hodges, Horace G Jackson and Resve A Saleh, "Analysis and Design of Digital Integrated Circuits in DSM Technology", 3rd Edition, Tata McGraw Hill, 2008.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Analog IC Design

Professional Core - III

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PC130EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. Realize that ICs are similar to	On completion of the course, students
discrete component circuits with	will be able to
special constraints.	1. Apply mathematics and physics to
2. aexposed to these constraints and	
make them design the ICs.	2. Arrive at an optimum solution to a
3. Capable of arriving at a suitable	problem in analog circuits domain.
architecture, for a given function,	3. Design simple CMOS analog circuits
which can be realized in IC form	and analyse of their performance
	4. Design and analyse the performance
	of Operational amplifiers

UNIT - I

Introduction: What are electronic devices and circuits – Types of electrical signals – Characteristics of analog signals – Analog functions – Devices characteristics needed to perform these functions. Discrete component approach to analog circuit – Integrated circuit approach, silicon as base material. Integrated circuit – Components for Ics – Resistors, Capacitors, inductors diodes, BJTS, MOSFETS – Their IC architectures, limitations, circuits design philosophies – Different families of circuits device models. Basic analog circuits – Amplifiers – Different type of loads – Biasing techniques – current mirrors – Coupling techniques between stages.

UNIT - II

Biasing techniques: Basic current mirror architecture – Specifications of current mirrors – Cascode current mirrors – Wide swing current mirrors Wilson current mirror – Degenerate current sources – peaking current sources for very low current biasing – enhanced output impedance current mirrors, Sensitivity analysis of current. Mirrors: Voltage references – VBE, VT and Zenner diode based references, Band gap reference

UNIT - III

Single stage amplifiers CS, CG, CD amplifiers with resistive, diode, current source, and current mirror loads – performance analysis of these circuits – input, output, current and voltage gains at low frequencies swing, frequency response and phase response of these amplifiers, Multistage amplifiers and biasing and swing problems. Cascode amplifiers – Folded cascade amplifiers – Swing analysis. Differential amplifiers, biasing and analysis of performance, Specifications – common and differential mode gain – common mode rejection ratio power rejection ratio, swing differential input differential output amplifier, differential input single ended output amplifier variable gain amplifiers Noise in amplifiers.

UNIT - IV

Operational amplifiers – characteristics and specifications – Two and three stage Op-Amps – analysis of gain, frequency and phase response – Coupling problems, fully differential amplifiers – Cacodes, folded 13ascades – common mode feedback, and circuits, active cascade Op-Amp – current differential amplifiers – current feedback Op-Amps, - Gilbert Cells, OTAS.

UNIT - V

Oscillators and mixers: Basics of oscillators – Feedback oscillators, negative resistance oscillators, (two port oscillators), ring oscillators – Differential ring oscillators, LC oscillators, relaxation oscillators, voltage controlled oscillators, Tuning delay and frequency. Diode based mixers, Gilbert cell based mixers.

Learning Resources:

- 1. Paul.R. Gray & Robert G. Mayor, Analysis and Design of Analog Integrated Circuits, John Wiley & sons. 2004.
- 2. David Johns, Ken Martin, Analog Integrated Circuit Design, John Wiley & sons. 2004.
- Behzad Razavi, Design of Analog CMOS Integrated Circuits, Tata Mc Grah Hill. 2002.
- Jacob Baker.R.et.al., CMOS Circuit Design, IEEE Press, Prentice Hall, India, 2000.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Advanced Computer Organization

Professional Elective - I

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE110EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
Advanced computing/processing system includes several functional aspects like processing, memory, high speed logic, industry standard interfaces and so on. The major objective of this course is to combine all these functional aspects and develop a processing system for the given specifications.	 On completion of the course, students will be able to Evaluate the performance parameters of advanced processors, analyse and compare advantages, limitations and applications of advanced processors. Design the data path and control unit for the given specifications and analyze different control unit design approaches. Demonstrate the knowledge of issues involved in memory organization. Analyze various input-output techniques for proper transfer of data between CPU and different peripheral devices.
given specifications.	5. Use modern EDA tools for solving advanced
	processing system related problems.
	6. Become acquainted with recent advancements in
	the area of advanced processing systems.

UNIT - I

Review of Computer Arithmetic, Application Processing Unit, A Note on the ARM Model, Standard Processor and processing system, Processor Design Techniques: Instruction Pipelining, Super Scalar techniques, Super scalar and super pipeline design, Basic performance issues in pipelining, Pipeline hazards, Reducing pipeline branch penalties.

UNIT - II

Control Unit Design approaches, Hardwired Control Unit Design approach, Micro-programmed Control Unit Design Approach, Processor Selection Criteria, Case studies on MicroBlaze Processor, Discrete FPGA-Processor

UNIT - III

Memory Organization: the memory Hierarchy, Random access memories, Cache memory, Elements of cache design, Virtual memory- protection and examples of virtual memory, Replacement Policies.

UNIT - IV

I-O Organization: Accessing I/O Devices, Programmed I-O, Interrupts, DMA, Synchronous bus and asynchronous bus, IO Processor, General Purpose Input/Output ,Communications Interfaces,Programmable Logic Interfaces, AXI Standard, AXI Interconnects and Interfaces, Processing System External Interfaces

UNIT - V

Parallel Computer Systems: Instruction Level Parallelism (ILP) , Multiprocessors – Characteristics, Symmetric and Distributive Shared Memory Architecture, Vector Processors, SIMD computers and Super computers, High Performance Computing(HPC), Case study on advanced processing system, An Overview of HPC Applications

Learning Resources:

- 1. William Stallings, Computer Organization and Architecture designing for Performance, 7th edition, PHI, 2007.
- 2. Carl Hamacher, Vranesic, Zaky, Computer Organization, 5th edition, MGH.
- 3. Hayes John P; Computer Architecture and organization; 3rd Edition, MGH, 1998.
- John L. Hennessy and David A. Patterson, Computer Architecture A quantitative Approach, 3rd Edition, Elsevier, 2005.
- Computer Architecture and Parallel Processing Kai Hwang, Faye A.Brigs., MC Graw Hill.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Programming Languages for Embedded Software

Professional Elective - I

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE120EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
To impart knowledge on embedded C	 On completion of the course, students will be able to Write an embedded C application of moderate complexity. Develop and analyze algorithms in C++. Differentiate interpreted languages from compiled languages.
	Explain various templates

UNIT - I

Embedded 'C' Programming

- Bitwise operations, Dynamic memory allocation, OS services
- Linked stack and queue, Sparse matrices, Binary tree
- Interrupt handling in C, Code optimization issues
- Writing LCD drives, LED drivers, Drivers for serial port communication
- Embedded Software Development Cycle and Methods (Waterfall, Agile)

UNIT - II

Object Oriented Programming - Introduction to procedural, modular, object-oriented and generic programming techniques, Limitations of procedural programming, objects, classes, data members, methods, data encapsulation, data abstraction and information hiding, inheritance, polymorphism

UNIT - III

CPP Programming: 'cin', 'cout', formatting and I/O manipulators, new and delete operators, Defining a class, data members and methods, 'this' pointer, constructors, destructors, friend function, dynamic memory allocation

UNIT - IV

Overloading and Inheritance: Need of operator overloading, overloading the assignment, overloading using friends, type conversions, single inheritance, base and derived classes, friend classes, types of inheritance, hybrid inheritance, multiple inheritance, virtual base class, polymorphism, virtual functions.

UNIT - V

Templates: Function template and class template, member function templates and template arguments, Exception Handling: syntax for exception handling code: try-catch- throw, Multiple Exceptions.

Learning Resources:

- 1. Michael J. Pont, "Embedded C", Pearson Education, 2nd Edition, 2008
- 2. Randal L. Schwartz, "Learning Perl", O'Reilly Publications, 6th Edition 2011
- 3. A. Michael Berman, "Data structures via C++", Oxford University Press, 2002
- Robert Sedgewick, "Algorithms in C++", Addison Wesley Publishing Company, 1999
- Abraham Silberschatz, Peter B, Greg Gagne, "Operating System Concepts", John Willey & Sons, 2005

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

IoT Architectures and Protocols

Professional Elective - I

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE130EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
The purpose of this course is to impart knowledge on IoT Architecture, practical constrains. To study various protocols And to study their implementations	On completion of the course, students will be able to 1. Understand the Architectural Overview of IoT 2. Enumerate the need and the challenges in Real World Design Constraints 3. Choose the required protocol for a particular application. 4. Compare the various IoT Protocols (Datalink, Network, Transport, Session, Service)
	Understand IoT usage in various applications

UNIT - I: OVERVIEW

IoT-An Architectural Overview— Building an architecture, Main design principles and needed capabilities, An IoT architecture outline, standards considerations. M2M and IoT Technology Fundamentals- Devices and gateways, Local and wide area networking, Data management, Business processes in IoT.

UNIT - II: REFERENCE ARCHITECTURE

IoT Architecture-State of the Art – Introduction, State of the art, Reference Model and architecture, IoT reference Model - IoT Reference Architecture Introduction, Functional View, Information View, Deployment and Operational View, Other Relevant architectural views. Real-World Design Constraints- Introduction, Technical Design constraints-hardware is popular again, Data representation and visualization, Interaction and remote control.

UNIT - III : IOT DATA LINK LAYER & NETWORK LAYER PROTOCOLS

PHY/MAC Layer(3GPP MTC, IEEE 802.11, IEEE 802.15), Wireless HART,Z-Wave, Bluetooth Low Energy, Zigbee Smart Energy, DASH7 - Network Layer-IPv4, IPv6, 6LoWPAN, 6TiSCH,ND, DHCP, ICMP, RPL, CORPL, CARP.

UNIT - IV : TRANSPORT , SESSION LAYER , SERVICE LAYER PROTOCOLS & SECURITY PROTOCOLS

Transport Layer (TCP, MPTCP, UDP, DCCP, SCTP)-(TLS, DTLS) – Session Layer-HTTP, CoAP, XMPP, AMQP, MQTT.

Service Layer -oneM2M, ETSI M2M, OMA, BBF – Security in IoT Protocols – MAC 802.15.4, 6LoWPAN, RPL, Application Layer.

UNIT - V : IoT case studies

Smart Cities and Smart Homes, Connected Vehicles, Agriculture, Healthcare, Activity Monitoring.

Learning Resources:

- Jan Holler, VlasiosTsiatsis, Catherine Mulligan, Stefan Avesand, StamatisKarnouskos, David Boyle, "From Machine-to-Machine to the Internet of Things: Introduction to a New Age of Intelligence", 1 st Edition, Academic Press, 2014.
- Peter Waher, "Learning Internet of Things", PACKT publishing, BIRMINGHAM
 – MUMBAI
- 3. Bernd Scholz-Reiter, Florian Michahelles, "Architecting the Internet of Things", ISBN 978-3-642-19156-5 e-ISBN 978-3-642-19157-2, Springer
- 4. Daniel Minoli, "Building the Internet of Things with IPv6 and MIPv6: The Evolving World of M2M Communications", ISBN: 978-1-118- 47347-4, Willy Publications.
- 5. https://nptel.ac.in/courses/106105166/5
- 6. https://nptel.ac.in/courses/108108098/4

The break-up	of CIE	: Internal	Tests +	Assignments	+ Quizzes
--------------	--------	------------	---------	-------------	-----------

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VLSI Technology

Professional Elective - II

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE140EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. Impart a knowledge about VLSI Integrated circuits their structures, evolution and benefits of these circuits in realizing complex electronics functions to students.	On completion of the course, students will be able to 1. Describe evolution and progress of VLSI technology, Electronic functions and basic device
2. Impart knowledge about IC fabrication technologies and their advancement over time.	structures on Integrated circuits. 2. Apply alternate technologies and Process flows for realization of VLSI
3. Impart knowledge about the sub process technologies that are involved in IC fabrication and how they are put together to form complete fabrication process.	chips 3. Demonstrate Unit processes involved in VLSI technology such as silicon wafer preparation, epitaxy, oxidation and diffusion, lithography, etching, implantation etc.
4. Acquaint the students about clean room environments needed for IC fabrication and their importance.	Specify Other unit processes involved in VLSI technology such as deposition, lithography and etching
5. Impart knowledge about complex process of VLSI packaging and testing and their advancements.	 Specify Clean Room environments needed for VLSI processing and packaging and testing of the VLSI chips.

UNIT - I

Introduction – Integrated Circuits Review of history of VLSI technology progress–. Electronic Functions – Components – Differences between - Analog and Digital ICs. Basic Devices in ICs – Structures Resistors – Capacitors – Inductors. Diodes – Bipolar Junction Transistors – Field Effect Transistors. Isolation techniques in MOS and bipolar technologies.

UNIT - II

Monolithic ICs – Silicon as the Base Material and its advantages, various Layers of ICs – Substrate – Active Layer -Oxide/Nitride Layers –

Metal/Poly Silicon Layers – Functions of Each of the Layers. Description of Process Flow for Typical Devices viz., FET and BJT.

UNIT - III

Silicon Wafer Preparation – Electronic Grade Silicon – CZ and FZ Methods of Single Crystal Growth – Silicon Shaping – Mechanical Operations, Chemical Operations – Prefabrication Processes.

Epitaxy: Growth Dynamics – Process Steps. Vapour phase, Solid phase and Molecular Beam Epitaxial Processes.

Oxide Growth: Structure of SiO₂, – Oxide Growth by Thermal method.

UNIT - IV

Deposition techniques Chemical Vapour Deposition (CVD) and associated methods like LPCVD and PECVD. PVD thermal evaporation and sputtering. Step coverage issues.

Lithography: Steps involved in Photolithography – Quality of the Pattern – photo resists and their characteristics, steppers, X-ray – Electron Beam Lithography.

Etching: Chemical, Electro Chemical – Plasma (Dry Etching) Reactive Plasma Etching.

UNIT - V

Ion implantation: Range and Penetration Depth – Damage and Annealing. Diffusion: Constant and Infinite Source Diffusions – Diffusion Profiles – Multiple Diffusions and Junction Formations. Packaging: Bonding and Packaging, Testing. Clean rooms and their importance in VLSI technology

Learning Resources:

- 1. S.M. Sze, VLSI Technology, Mc Grawhill International Editions.
- 2. CY Chang and S.M. SZe , VLSI Technology, Tata Mc Graw-Hill Companies Inc.
- 3. J.D. Plummer, M.D. Deal and P.B. Griffin ,The Silicon VLSI Technology Fundamentals, Practice and modeling, Pearson Education 2009
- 4. Stephen A, The Science and Engineering of Microelectronic Fabrication, Campbell Oxford 2001.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Hardware Descriptive Languages

Professional Elective - I

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE150EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

Course	e Objectiv	es	Course Outcomes
To impart kno descriptive Langu	wledge or		On completion of the course, students will be able to 1. Differentiate sequential and concurrent languages 2. Design combinational logic circuits using HDL. 3. Design sequential logic circuits using HDL. 4. Model Analog circuits using Verilog AMS.

UNIT - I

Introduction: About VHDL, Design Flows & EDA Tools, Code Structure, Data types, Operators and Attributes: Operators, Attributes, User-Defined Attributes, Operator overloading

UNIT - II

Concurrent Code: Concurrent versus Sequential, Using Operators, WHEN, Generate and Block, Sequential Code: Process, Signals and Variables, IF, WAIT, CASE, Using Sequential, Code To Design Combinational Circuits

UNIT - III

State Machines: Introduction, Design Style #1, Design Style #2 (Stored Output), Encoding Style: From Binary to One Hot

UNIT - IV

Introduction to Verilog-AMS: Verilog Family of Languages, Mixed Signal Simulators,

UNIT - V

Applications of Verilog-AMS, Analog Modeling. Language Reference: Basics, Data Types, Signals, Expressions, Analog Behavior

Learning Resources:

- Volnei A. Pedroni, Circuit Design and Simulation with VHDL, 2nd Edition, MIT Press, 2010.
- Kenneth S Kundert, Olaf Zinke, Designers Guide to Verilog AMS, Springer, 2004

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Physics of Semiconductor Devices

Professional Elective - II
SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE160EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
COURSE OBJECTIVES To familiarize you with the modeling and the physical concepts behind the operation of microelectronic devices and enhance your appreciation for the field of high speed semiconductor devices and Non volatile memories used in VLSI systems.	On completion of the course, students will be able to 1. Specify properties of semiconductors for construction of
	Describe the function of floating gate devices, transferred election devices and Microwave oscillators.

UNIT - I

Properties of Semiconductors: Crystal Structure Energy Bands, Carrier Transport Phenomena. (Mobility of Carriers, Resistivity and Hall Effect, Generation – Recombination Processes). High Field Phenomena. Gunn Effect and Negative Resistance Characteristics. Equation for Current Flow.

UNIT - II

Bipolar Devices: Ideal P-N Junctions, V-I Characteristics, Effect of Generation – Recombination Processes. Effect of High Injection. Junction Breakdown, Depletion and Diffusion Capacitance. Hetero Junctions. Bipolar Transistor – Characteristics – Equivalent Circuit – Ebers – Moll Model – Gummel Poon Model, Microwave and High Frequency Transistor Structures – Breakdown of Transistors including Secondary Breakdown.

UNIT - III

Field Effect Transistors – JFET, MESFET – Characteristics.

MOSFET and MISFET: MOS Diode – Capacitance Vs Voltage Curves. Interface Trapped Charges – oxide Charge. V-I Characteristics of MIS Diodes with Thin Insulating Films. MOS/MISFET – Different Types – Basic device Characteristics – Sub-threshold Region Characteristics – Buried Channel Devices.

UNIT - IV

Short Channel Effects – On sub-threshold Current, On Threshold Voltage – On the Structures – Shallow Junctions – Breakdown Voltage – Band Gap Engineering – Thin Film Transistor – Silicon On Insulator (SOI) Devices.

UNIT - V

Floating Gate Devices for Non-volatile Memories. MIOS Devices – Gallium Arsenide Devices – Gunn Devices (or Transferred Electron Devices TEDS) – Functional Devices for Microwave Oscillators, LEDS and Laser Diodes.

Learning Resources:

3. No. of Quizzes

- 1. S.M. Sze, Physics of Semiconductor Devices, John Wiley & Sons, 1981.
- 2. Dewitt G. ONG., Modern MOS Technology: Processes, Devices and Design, Mc. Graw Hill Book Company. 1984.
- 3. CHEN, VLSI Hand book, CRC Press, IEEE Press, 2000.

The break-up of CTE: Internal Tests + Assignments + Quizzes						
1.	No. of Internal Tests	:	2	Max. Marks for each Internal Tests	:	30
2.	No. of Assignments	:[3	Max. Marks for each Assignment	:	5

3 Max. Marks for each Quiz Test

DEPARTMENT OF HUMANITIES AND SOCIAL SCIENCES

English for Research Paper Writing

Audit Course - I SYLLABUS FOR M.E. - I SEMESTER

L:T:P (Hrs./week) : 2:0:0	SEE Marks : 60	Course Code:PI20AC110EH
Credits : -	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES		
This will enable the students should	On completion of the course, students will		
be able to:	be able to		
1. Understand, how to improve your	1. write research papers		
writing skills and level of	2. write citations as per the MLA style		
readability	sheet and APA format		
2. Learn about what to write in each	3. write concisely and clearly following		
section	the rules of simple grammar, diction		
3. Understand the skills needed	and coherence.		
when writing a Title			
4. Ensure the good quality of paper			
at very first-time submission			

UNIT-I:

Planning and Preparation, Word Order, Breaking up long sentences. Structuring Paragraphs and Sentences, Being concise and Removing Redundancy, Avoiding Ambiguity and Vagueness

UNIT-II:

Clarifying Who Did What, Highlighting your Findings, Hedging and Criticizing, Paraphrasing and Plagiarism, Sections of a Paper, Abstracts, Introduction

UNIT-III:

Review of the Literature, Methods, Results, Discussion, Conclusions, The Final Check.

UNIT-IV:

Key skills are needed when writing a Title, key skills are needed when writing an Abstract, key skills are needed when writing an Introduction, skills needed when writing a Review of the Literature, useful phrases, how to ensure paper is as good as it could possibly be the first-time submission.

UNIT-V:

Skills are needed when writing the Methods, skills needed when writing the Results, skills are needed when writing the Discussion, skills are needed when writing the Conclusions.

Learning Resources:

- Goldbort R (2006) Writing for Science, Yale University Press (available on Google Books)
- Day R (2006) How to Write and Publish a Scientific Paper, Cambridge University Press
- 3. Highman N (1998), Handbook of Writing for the Mathematical Sciences, SIAM Highman's book.
- Adrian Wallwork, English for Writing Research Papers, Springer New York Dordrecht Heidelberg London, 2011

The break-up of CIE : Internal Tests + Assignments + Quizzes

- 1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30
- 2. No. of Assignments : 3 Max. Marks for each Assignment : 5
- 3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Embedded Systems Laboratory

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 0:0:3	SEE Marks : -	Course Code:PI20PC111EC
Credits: 2	CIE Marks: 50	Duration of SEE : -

COURSE OBJECTIVES	COURSE OUTCOMES		
1. Simulate the replica of hardware	On completion of the course, students		
environment by implementing	will be able to		
desing in Proteus 7.X IDE.	Implement embedded C constructs		
	to configure built-in registers of C51		
	target.		
	2. Interface on-chip and off chip		
	peripherals of C51 target.		
	3. Develop a prototype in proteus		
	software.		
	4. Compare the architectural features		
	of similar targets for effective		
	design and development.		
	5. Design and execute a miniproject		
	for the given specifications		

List of Experiments using Embedded C/Embedded C++:

- 1. To toggle LEDs connected to GPIOs of AT89S52 with some intentional Delay.
- 2. To design & implement 4x3 matrix Keypad Device Driver for ASCII mapping.
- 3. To design & implement 2x16 LCD Device Driver for displaying below text:

Line-1: "Welcome@ESD Lab!"

Line-2:"Enter to Proceed"

- 4. To Configure Timer0 and Timer1 for intended delay without interrupts.
- 5. To design & demonstrate the UART drivers for data transmission and data reception at 9600bps full duplex baud.
- 6. To design & implement the concept of writing Interrupt Service Routine (ISR) for external interrupt INTO, INT1.
- 7. To design & implement the concept of mixing of external ISRs with Internal ISRs and understanding the ISR handling process.

- 8. To design & implement LED Seven Segment driver with adjustable delay.
- 9. To design & implement User Centric template Menu designs in Embedded C
- 10. To design and implement embedded C/C++ constructs for programming LPC2148 ARM powered MCU.
- 11. Mini project based on C51 or LPC2148 target and its execution.

Suggested tools for use:

- 1. Hardware Target CPU AT89S52; LPC2148 (ARM7 TDMI-S)
- 2. Embedded Software Development Keil μVision5 IDE
- 3. Embedded Debugger Keil μVision5 Debugger
- 4. Hardware Simulator Proteus

The break-up of CIE:

1. No. of Internal Test : 1

2. Max. Marks for each internal tests : 12

3. Marks for assessment for day to day evaluation : 18

Duration of Internal Test: 3 Hours

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Design and Simulation Laboratory - I

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 0:0:3	SEE Marks : -	Course Code:PI20PC121EC
Credits: 2	CIE Marks: 50	Duration of SEE : -

Course Objectives	Course Outcomes
To provide an introduction to	On completion of the course, students
fundamentals of computer aided design	will be able to
tools for the modeling, design, analysis,	1. Familiarize with frontend CAD tools
test and verification of digital integrated	to design digital integrated circuits.
circuit or systems.	2. Develop Verilog / VHDL for
	combinational logic circuits in
	various level of abstraction.
	3. Develop Verilog / VHDL for
	sequential logic circuits in various
	level of abstraction
	4. Write test bench in HDL to verify
	digital logic circuits
	5. Synthesize and verify the digital
	logic circuits on FPGA

Note: all the experiments are to be carried out independently by each student with different specifications. At least 12 experiments are to be carried out.

- (i) Design and simulation of combinational circuits
- (ii) Design and simulation of sequential circuits
- (iii) Design and simulation of mixed signal circuits
- (iv) Implementation of combinational and sequential circuits on FPGA.

The break-up of CIE:

1. No. of Internal Test : 1

2. Max. Marks for each internal tests : 12

3. Marks for assessment for day to day evaluation : 18

Duration of Internal Test: 3 Hours

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Seminar

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 0:0:2	SEE Marks : -	Course Code: PI20PC138EC
Credits: 1	CIE Marks: 50	Duration of SEE : -

COURSE OBJECTIVES	COURSE OUTCOMES
Prepare the student for a systematic	On completion of the course, students
and independent study of the state of	will be able to
the art topics in a broad area of his /	1. Selection of a suitable topic / problem
her specialization.	for investigation and presentation.
	2. Carryout literature survey and
	prepare the presentation.
	3. Formulating the problem, identify
	tools and techniques for solving the
	problems.
	4. Clear communication and
	presentation of the seminar topic.
	5. Apply ethical principles in preparation
	of seminar report.

Oral presentation and technical report writing are two important aspect of engineering education. The objective of the seminar is to prepare the student for a systematic and independent study of the state of the art topics in the advanced fields of Embedded Systems, VLSI Design and related topics.

Seminar topics may be chosen by the students with advice from the faculty members. Students are to be exposed to the following aspects for a seminar presentation.

- Literature survey
- Organization of the material
- Presentation of OHP slides / LCD presentation
- Technical writing

Each student required to:

- 1. Submit a one page synopsis before the seminar talk for display on the notice board.
- 2. Give a 20 minutes time for presentation following by a 10 minutes discussion.
- 3. Submit a detailed technical report on the seminar topic with list of references and slides used.

Seminars are to be scheduled from the 3rd week to the last week of the semester and any change in schedule shall not be entertained.

For award of sessional marks, students are to be judged by at least two faculty members on the basis of an oral and technical report preparation as well as their involvement in the discussions.

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) DEPARTMENTOF ELECTRONICS AND COMMUNICATIONS ENGINEERING

SCHEME OF INSTRUCTION AND EXAMINATION FOR

M.E - ECE (ES&VLSID) EMBEDDED SYSTEMS AND VLSI DESIGN II-SEMESTER under CBCS Scheme for 2020-21 (R-20)

	M.E - ECE (ES&VLSID) II-Semester								
).			Scheme of Instruction			Scheme of Examination			
Course Code		Name of the Course	Hours per Week		Duration	Maximum Marks		Credits	
			L	Т	P/D	in Hrs	SEE	CIE	C
	THEORY								
1	PI20HS210EH	Skill Development Course -II: Soft Skills	1	-	-	2	40	30	1
2	PI20PC240ME	Research Methodology and IPR	2	-	-	3	60	40	2
3	PI20PC210EC	PC - IV : Embedded Real Time Operating Systems	3	-	-	3	60	40	3
4	PI20PC220EC	PC - V : Mixed Signal IC Design	3	-	-	3	60	40	3
5	PI20PC230EC	PC - VI: VLSI Physical Design	3	-	-	3	60	40	3
6	PI20PE2X0EC	PE – III	3	-	-	3	60	40	3
7	PI20PE2X0EC	PE – IV	3	-	-	3	60	40	3
8	PI20PE2XXEC	Skill Development Course -II: Technical Skills	2	-	-	3	40	30	1
9	PI20AC210EH	AC - II : Pedagogy Studies	2	-	-	3	60	40	-
	LABORATORY								
10	PI20PC211EC	Embedded System Applications Laboratory	-	-	4	-	-	50	2
11	PI20PC221EC	Design and Simulation Laboratory –II	ı	-	4	-	-	50	2
12	PI20PW219EC	Mini Project	-	-	2	-	-	50	1
	Total 22 - 10 500 490 24						24		
	Grand Total 32 990								
Left	Left over hours will be allocated for : Library/ Proctorial Interaction / FC /CCA								

DEPARTMENT OF HUMANITIES AND SOCIAL SCIENCES

Skill Development Course – II : Soft Skills

SYLLABUS FOR M.E. - II SEMESTER

L:T:P (Hrs./week) : 1:0:0	SEE Marks: 40	Course Code:PI20HS210EH
Credits: 1	CIE Marks: 30	Duration of SEE : 2 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
This is a foundation course and aims at	At the end of the course students will be able
enhancing employability skills in students.	to:
1. Students will be introduced to higher	1. Solve questions on the above mentioned
order thinking skills and problem solving	areas using short cuts and smart
on the following areas - Arithmetic ability,	methods.
Numerical ability and General reasoning.	2. Understand the fundamentals concept of
2. Students will be trained to work	Aptitude skills.
systematically with speed and accuracy	3. Perform calculations with speed and
while problem solving.	accuracy.

UNIT - I: Quantitative Aptitude - Numerical Ability course Contents:

Introduction to Aptitude Exams and test Areas, Numeric Puzzles and games, Speed Maths.

Unit - II

Ratio, Proportion, Variations and its applications in Time & Work, Time Speed & Distance and other general applications.

Unit - III

Linear Permutations, Permutations of things including identical items, Circular arrangements, Combinations and Probability

Unit - IV

Percentages and its applications and Introduction to various Question Types in Data Interpretation

Unit -V

Syllogisms, Cubes, Venn Diagrams and Set Theory, Clocks and calendars, Number series

Learning Resources:

1. Scoremore.talentsprint.com

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 2 Max. Marks for each Assignment : 5

3. No. of Quizzes : 2 Max. Marks for each Quiz Test : 5

DEPARTMENT OF MECHANICAL ENGINEERING

Research Methodology and IPR

SYLLABUS FOR M.E. - II SEMESTER

L:T:P (Hrs./week) : 2:0:0	SEE Marks : 60	Course Code:PI20PC240ME
Credits: 2	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES		
The objectives of this course are to:	On completion of the course, students		
1. Learn the research methodology and	will be able to		
formulation.	1. Explain objectives of research and		
2. Know the sources of literature,	research process.		
method for collection of research	2. search the relevant literature and		
data and report writing.	summarize information for		
3. Understand IPR laws and Acts.	formulating the research problem.		
	3. collect and organize the data for the		
	preparation of research report.		
	4. explain different types of intellectual		
	property rights and related laws.		
	5. understand the patent administration		
	system.		

UNIT - I

Research Methodology: Meaning of research, Objectives and motivation of research, types of research, research approaches, significance of research, research methods versus methodology, criteria of good research, Research problem formulation.

UNIT - II

Literature survey: Importance of literature survey, sources of information, Literature review: Need of Literature review, Plagiarism, research ethics, errors in research, Assessment of quality of journals.

UNIT - III

Data collection & report preparation: Collection of primary data, secondary data, data organization, methods of data grouping, diagrammatic representation of data, graphic representation of data. Effective technical writing and how to write report, format of a research proposal, contents of a standard technical journal/conference paper, contents of dissertation.

UNIT - IV

Introduction to Intellectual property law: Basics and types of intellectual property, international organizations, agencies and treaties.

Law of Trademarks: Purpose and functions of trademarks, types of Marks, acquisition of trade mark rights, protectable matter and trade mark registration process, Trade Mark Act.

UNIT - V

Law of copyrights: Introduction, common law rights. Rights of reproduction, rights to display work publicly, other limitations of exclusive rights, copyright ownership issues, copy right registration and Berne convention.

Law of Patents: Administration of Indian patent system, Introduction, rights under patent law. Design patents, Plant patents. Patenting process. Patent ownership and transfer, new developments in IPR and international patent laws, Geographical Indications.

Learning References:

- 1. Stuart Melville and Wayne Goddard, "Research methodology: an introduction for science & engineering students'.
- C. R. Kothari-Research Methodology Methods and Techniques, Second revised edition, New Age International (P) limited Publishers, New Delhi.2013.
- 3. Ranjitkumar, Research methodology, A step-by-step Guide for Beginners, second Edition, Sage Publications India Pvt. Ltd, New Delhi.2017.
- Panneer Selvam, Research Methodology, Second Edition, PHI Learning Pvt. Ltd. New Delhi.
- Deborah E. Bouchoux -Intellectual Property, the law of trademarks, Copyrights, Patents and Trade Secrets. Fourth Edition, CENGAGE Learning India private Limited, New Delhi.2013.
- P. Narayana, Intellectual property law, Third Edition, Eastern Law House, New Delhi.

The break-up of CIE: Internal Tests + Assignments + Quizzes						
1.	No. of Internal Tests	:	2	Max. Marks for each Internal Tests	:	30
2.	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
2	No. of Ouizzes		2	May Marks for each Ouiz Test		5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Embedded Real Time Operating Systems

Professional Core - IV

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PC210EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

	COURSE OBJECTIVES	COURSE OUTCOMES
1.	Justify the need of Real Time	On completion of the course, students
	Operating System for Embedded	will be able to
	Product.	1. Differentiate OS, RTOS and classify
2.	Discuss RTOS scheduling policies to	Real-Time kernels.
	meet the deadlines along with	2. Demonstrate the use of different
	different inter-process	3 3
	communication resources.	the deadline and propose different
3.	Analyze Linux kernel architecture	inter-task-communication models
	with process & thread related APIs.	opted in RTOS.
4.	Categorize device drivers in Linux	3. Describe Linux kernel architecture
	with corresponding shell commands.	and process management.
5.	Develop system integration with	4. Differentiate Linux user space
	RTOS & acquire debugging	processes and kernel space threads;
	techniques.	and, implement device drivers using
	·	Shell APIs.
		5. Suggest debugging methods to be
		opted for RTOS based designs.

UNIT - I

Concept of Embedded Operating Systems, Differences between Traditional OS and RTOS; Architecture of RTOS, Kernels – classifications, importance of scheduler in OS: objectives and functions; Hard versus Soft Real-time systems – examples, Jobs & Processes, timing constraints. Pre-emptive Vs Non pre-emptive kernels

UNIT - II

Task Priorities, Scheduling, Inter task Communication & Synchronization – Definition of Context Switching, Foreground ISRs and Background Tasks. Critical Section: Re-entrant Functions, Inter Process Communication (IPC) – IPC through Semaphores, Mutex, Mailboxes, Message Queues or Pipes and Event Flags.

Scheduling Algorithms – RMS, Preemptive EDF scheduling – principle, comparisons.

UNIT - III

Linux Kernel 2.x architecture – File system, Concepts of Process – creation, Process Control Block (PCB); process Vs thread; Concurrent Execution. Process Management in Linux – forks Vs Vfork; process state transitions, zombie state, Memory Management Algorithms.

UNIT - IV

Device Drivers – Definition; advantages of Modules; kernel space Vs user space; Concurrency and Race Conditions; classification of device drivers – character drivers, block drivers and net drivers; shell commands for drivers; IOCTLS and Tasklets

UNIT - V

Communicating with Hardware; Interrupt Handling. Debugging Techniques. Comparison of Linux 2.4 Vs 2.6 & 3.x with RT Linux concepts and porting on hardware. Case study of RTOS-RT Linux porting on LPC2148.

Learning Resources:

- 1. Jean J. Labrosse, "Embedded Systems Building Blocks: Complete and Ready-to-Use Modules in C", CMP Publishers Jan 1999.
- 2. Robert Love, "Linux Kernel Development" (3rd Edition), Novell Press 2010.
- 3. Jane W.S.Liu, Real Time Systems, Pearson Education, Asia, 2001.
- 4. Jonathan Corbet, Alessandro Rubini, Greg Kroah-Hartman, "Linux Device Drivers", 3rd Edition,O'Reilly Media Publishers
- 5. Real Time Systems, C.M. Krishna and G. Shin, McGraw-Hill Companies Inc., McGraw Hill International Editions, 1997.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Mixed Signal IC Design

Professional Core - V

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PC220EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

 Student should clearly distinguish between the features of mixed signal circuits and other circuits. Students would be taught how to arrive at a given mixed signal circuit starting from the specifications Students should be exposed to application areas during On completion of the course, students will be able to This course would generate a class of analog / mixed signal circuit designers They would be able to address problems faced in the realization of systems using mixed signal circuits. Produces a class of students who would be able to analyze a situation in the area of mixed signal circuits like switched capacitor circuits, data converters etc, starting from fundamentals. 	COURSE OBJECTIVES	COURSE OUTCOMES
Alea Leat. man	Student should clearly distinguish between the features of mixed signal circuits and other circuits. Students would be taught how to arrive at a given mixed signal circuit starting from the specifications Students should be exposed	 On completion of the course, students will be able to This course would generate a class of analog / mixed signal circuit designers They would be able to address problems faced in the realization of systems using mixed signal circuits. Produces a class of students who would be able to analyze a situation in the area of mixed signal circuits like switched capacitor circuits, data

UNIT - I

Introduction: concepts involved in mixed signal circuits – Analog & digital operations by the same circuit – Digital and analog circuits on the same substrate – Problems of covering both the types of circuits on the same substrate processes involved in a circuit which has analog / digital signals at the input and digital / analog of the output – mimicking analog components by digital operations (switched capacitor circuits).

Mixed signal functions – comparators sampling and sample and hold operations – Analog to Digital conversion and Digital / Analog conversion – phase and delay locked loops.

UNIT - II

Switched Capacitor Circuits (SCR) – switched capacitor resistor analysis of current and voltage waveforms – S.C.RS in series and parallel – Power dissipation in SCRFET switches charge in injection and clock feed though effects – limitations o f SCRs. Applications of SCR for (i) filters (ii) amplifiers / buffers, Integrators, Voltage multipliers, peak detectors, modulators etc.

Comparators: Basic architecture of a comparator specifications of a comparator op amp based comparator – limitations – modified comparators for improving performance Latched comparators for high speed applications Bi-polar comparators – BiCMOS comparators.

UNIT - III

Sample and hold circuits – specifications MOS sample and hold circuits – clock feed through and charge injection problems – S/H circuits with transmission gates – high input impedance S/H circuit – S/H circuits with improved slewing – Diode bridge based S/H circuits advantages and disadvantages of bridge based S/H circuits. Data converters: Data converter fundamentals performance characteristics – Quantization noise.

UNIT - IV

Data converters, architecture: ideal A/D and D/A converters – Nyquist rate and over sampled D/A converters, philosophy and architectures of Nyquist rate D/A and A/D converters – philosophy and architectures of over sampled converters

Nyquist rate D/A converters: Decoder based converters, binary scaled converters, thermometric code converters, hybrid converters. Nyquist rate A/D converter: Integrating converters, successive approximation converters, Flash or parallel converters two step A/D converter, Cyclic A/D converter, pipe lined A/D converter – VCO based A/D converter.

UNIT - V

Architectures of over sampled A/D converter–1 bit A/D and D/A converters $\Sigma\text{-}\Delta$ modulator, noise shaping and noise shaped A/D converter idle tones and dithering–system level description of over sampled A/D and D/A converters

Phase locked loop: What is phase locked loop and its importance in communication and instrumentation electronics—Basic architecture of a PLL-Analog PLL-Digital PLL-Locking limitations—Dynamics of PLL-lock range—Capture range—phase—frequency locked loop-charge pump based PLL-components of PLLs, frequency locked loop—Delay locked loop—applications of PLLs.

Learning Resources:

- 1. Paul.R. Gray & Robert G. Mayor, Analysis and Design of Analog Integrated Circuits, John Wiley & sons. 2004.
- 2. David Johns, Ken Martin, Analog Integrated Circuit Design, John Wiley & sons. 2004.
- Behzad Razavi, Design of Analog CMOS Integrated Circuits, Tata Mc Grah Hill. 2002.
- 4. Jacob Baker.R.et.al., CMOS Circuit Design, IEEE Press, Prentice Hall, India, 2000.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 | Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VLSI Physical Design

Professional Core - VI

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PC230EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

	COURSE OBJECTIVES	COURSE OUTCOMES
1.	To understand the structures of	On completion of the course, students
	different components of VLSI	will be able to
	design.	 Design the structures of different
2.	To draw stick and layout diagrams	components of VLSI design.
	of circuits.	2. Apply the basic concepts of physical
3.	To apply design rules to layouts.	design to layouts and stick
4.	To acquire the knowledge cell based	diagrams.
	designs.	3. Apply Design rules for layouts of
5.	To understand circuit parameters of	circuits.
	extracted physical layouts.	4. Design hierarchical circuit Layouts
		using cell concepts.
		5. Model and extract circuit
		parameters from physical layout
		using CAD tools.

UNIT - I

Scope of physical design – Components of VLSI – Various layers of VLSI – Typical structures of BJTS, MOSFETS, Resistors, capacitors, inductors, interconnects, Diodes, cost and performance analysis.

UNIT - II

Basic concepts of Physical Design - layout of basic structures – wells, FET, BJT, resistors, capacitors, contacts, vias and wires (Interconnects). Diodes. Parasitics – latch up and its prevention. Device matching and common centroid techniques for analog circuits

UNIT - III

Design rules – fabrication errors, alignment sequence and alignment inaccuracies, process variations and their effects, drawn and actual dimensions and their effect on design rules– scalable design rules. Scalable CMOS (SCMOS) design rules, layout design, and stick diagrams, Hierarchical stick diagrams.

UNIT - IV

Cell concepts – cell based layout design – Wein-berger image array – physical design of logic gates – NOT, NAND and NOR – design hierarchies. Large scale physical design, interconnect delay modeling, floor planning, placement, routing and clock distribution.

UNIT - V

CAD Tools: Layout editors, Design rule checkers, circuit extractors – Hierarchical circuit extractors – Automatic layout tools, silicon compilers, modeling and extraction of circuit parameters from physical layout.

Learning Resources:

- 1. Preas, M. Lorenzatti, "Physical Design and Automation of VLSI Systems", The Benjamin-Cummins Publishers, 1998.
- John P. Uyemura, Introduction to VLSI Circuits and Systems, John Wiley & sons, Inc.
- Modern VLSI Design (System on Chip), Woyne Wolf, Pearson Education, 2002.
- 4. R. Jacob Baker; Harry W.Li., David E. Boyce, CMOS Circuit Design, Layout and Simulation, IEEE Press, Prentice Hall of India.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 | Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 | Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

System on Chip Design

Professional Elective - III

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE210EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. To understand hardware design.	On completion of the course, students
2. To classify data types.	will be able to
3. To apply hardware system	design system in package.
prototyping tools.	2. apply hardware system prototyping
4. To acquire the knowledge of arm	tools.
system control processor.	3. classify data types.
5. To design system in package.	4. Design Arm MMU architecture.
	5. Model arm system control
	processor.

UNIT - I

Introduction to Processor Design: Abstraction in Hardware Design, MUO a simple processor, Processor design trade off, Design for low power consumption. ARM Processor as System-on- Chip: Acorn RISC Machine – Architecture inheritance – ARM programming model – ARM development tools – 3 and 5 stage pipeline ARM organization – ARM instruction execution and implementation – ARM Co-processor interface.

UNIT - II

ARM Assembly Language Programming: ARM instruction types – data transfer, data processing and control flow instructions – ARM instruction set – Co-processor instructions. Architectural Support for High Level Language: Data types – abstraction in Software design – Expressions – Loops – Functions and Procedures – Conditional Statements – Use of Memory.

UNIT - III

Memory Hierarchy: Memory size and speed – On-chip memory – Caches – Cache design- an example – memory management.

Architectural Support for System Development: Advanced Microcontroller bus architecture – ARM memory interface – ARM reference

peripheral specification – Hardware system prototyping tools – Armulator – Debug architecture.

UNIT - IV

Architectural Support for Operating System: An introduction to Operating Systems – ARM

System control coprocessor – CP15 protection unit registers – ARM protection unit – CP15

MMU registers – ARM MMU Architecture – Synchronization – Context Switching input and output.

UNIT - V

System in Package Design: Advantages and disadvantages between SoC, SiC and board level design; SiP Design flow, System Planning, Chip-Package co-design, System Optimization; SiP Design Layout, Simulation, Verification; Gaps in SiP Design, Power optimization tools, Parasitic extraction tools, Signal Integrity.

Examples of SiP.

Learning Resources:

- Steve Furber, ARM System on Chip Architecture, 2nd ed., Addison Wesley Professional, 2000.
- 2. Ricardo Reis, Design of System on a Chip: Devices and Components, 1st ed., Springer, 2004.
- 3. Jason Andrews, Newnes, Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology), BK and CDROM.
- 4. Prakash Rashinkar, System on Chip Verification Methodologies and Techniques, Peter Paterson and Leena Singh L ,Kluwer Academic Publishers, 2001.
- 5. System in Package (SiP) A review, Technical Review-I, R&D Cell, Vasavi College of Engineering, Ibrahimbagh, Hyderabad, Telangana.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Hardware-Software Co-design

Professional Elective - III
SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE220EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
To understand architectures, co-design	On completion of the course, students
methodology and design	will be able to
	Identify the need for co-design
	2. Model data flow and implement the
	same through software and
	hardware
	3. Construct data flow and control flow
	graphs
	4. Design data flow model for a FSM
	5. Design an SoC for given application

UNIT -I

Co- Design Issues: Co- Design Models, Architectures, Languages, A Generic Co-design Methodology. Co- Synthesis Algorithms: Hardware software synthesis algorithms: hardware – software partitioning distributed system co-synthesis.

UNIT -II

Prototyping and Emulation: Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure.

Target Architectures: Architecture Specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

UNIT -III

Compilation Techniques and Tools for Embedded Processor Architectures: Modern embedded architectures, embedded software development needs,

compilation technologies, practical consideration in a compiler development environment.

UNIT-IV

Design Specification and Verification: Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification

UNIT -V

Languages for System – Level Specification and Design-I: System – level specification, design representation for system level synthesis, system level

specification languages, Languages for System – Level Specification and Design-II: Heterogeneous specifications and multi language co-simulation, the cosyma system and lycos system.

Learning Resources:

- Hardware / Software Co- Design Principles and Practice Jorgen Staunstrup, Wayne Wolf –2009, Springer.
- 2. Hardware / Software Co- Design Giovanni De Micheli, Mariagiovanna Sami, 2002, Kluwer Academic Publishers.
- 3. A Practical Introduction to Hardware/Software Co-design -Patrick R. Schaumont 2010 Springer

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Scripting Languages

Professional Elective - III

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE230EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. To understand control structures of	On completion of the course, students
perl.	will be able to
2. To classify character classes.	Design control structures of perl.
3. To apply subroutines and data structures.	Apply subroutines and data structures.
4. To acquire the knowledge extending perl.	3. Extend perl to embedding perl.4. Classify character classes.
5. To understand broad features of SKILL, CGI.	5. Model features of SKILL, CGI.

UNIT - I

Overview of scripting languages-PERL, file handles, operators, control structures, regular expressions, built in data types, operators, statements and declarations- simple, compound, loop statements, global and scoped declarations.

UNIT - II

Pattern matching - regular expression, pattern matching operators, character classes, positions, capturing and clustering.

UNIT - III

Subroutines- syntax, semantics, proto types, format variables, references, data structures- arrays of arrays, hashes of arrays, hashes of functions. Inter process communication,- signals, files, pipes, sockets,.

UNIT - IV

Threads- process model, thread model, Perl debugger- using debugger commands, customization, internals and externals, internal data types, extending Perl, embedding Perl, exercises for programming using Perl.

UNIT - V

Other languages: Broad features of other scripting languages SKILL, CGI, java script, VB script.

Learning Resources:

- Larry Wall, Tom Christiansen, John Orwant, "programming perl", oreilly publications, 3rd edition.
- 2. Randal L, Schwartz Tom Phoenix, "Learning PERL", Oreilly publications.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

CPLD & FPGA Architectures and Applications

Professional Elective - IV

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE240EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. Implement given task using FPGA	On completion of the course, students
2. Develop test pattern to test the	will be able to
FPGA	1. Differentiate between ROM, PAL,
3. Design a product level approach	PLA, SPLD, CPLD, FPGA.
utilizing FPGAs.	2. Compare the features of Various
	CPLDs interms of their architecture,
	Logic blocks.
	3. Compare the features of Various
	FPGAs interms of their Architecture,
	Configurable logic block and
	routing.
	4. Gain knowledge on routing
	algorithms adopted in FPGAs.
	5. Test a particular PLD using various
	techniques like design validation,
	Timing verification.

UNIT - I

Programmable logic: Programmable read only memory (prom), Programmable Logic Array (PLA), Programmable Array Logic (PAL). Sequential Programmable Logic Devices (SPLDs). Programmable Gate Arrays (PGAs), CPLD and FPGA, design flow using FPGA, programming technologies.

UNIT - II

FPGAs: Field Programmable Gate Arrays – Logic blocks, routing architecture, Logic cells and features of commercially available FPGA's-XILINX XC4000, Virtex-II FPGA's, XILINX SPARTAN II, Alteras Act1, Act2, Act3 FPGA's, Actel FPGA's, AMD FPGA.

UNIT – III

CPLD's: complex programmable logic devices, logic block, I/O block, interconnect matrix, logic blocks and features of Altera flex logic 10000 series CPLD's, max 7000 series CPLD's, AT & T – ORCA's (Optimized Reconfigurable Cell Array), Cypres flash 370 device technology, lattice PLSI's architectures.

UNIT - IV

Placement: objectives, placement algorithms: Mincut-Based placement, iterative improvement placement, simulated annealing.

Routing: objectives, segmented channel routing, Maze routing, Routability estimation, Net delays, computing signal delay in RC tree networks.

UNIT - V

Digital Front End and back End tools for FPGAs & ASICs, FPGA implementation steps.

Verification: introduction, logic simulation, design validation, timing verification.

Testing concepts: failures, mechanisms and faults, fault coverage, ATPG methods, programmability failures.

Learning Resources:

- P.K. Chan & S. Mourad, Digital Design Using Field Programmable Gate Array, Pearson Education 2009.
- 2. S. Trimberger, Edr., Field Programmable Gate Array Technology, Kluwer Academic Publications, 1994.
- 3. J. Old Field, R. Dorf, Field Programmable Gate Arrays, John Wiley & Sons, Newyork, 1995.
- 4. S. Brown, R. Francis, J. Rose, Z.Vransic, Field Programmable Gate array, Kluwer Publn, 1992.
- 5. Manuals from Xilinx, Altera, AMD, Actel.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Low Power VLSI Design

Professional Elective - IV

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks : 60	Course Code: P120PE250EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

UNIT - I

Introduction to Low Power design: Why worry about power – at global and SOC levels, Emerging zero-power applications (WSN), 20 nm scenario, Design-productivity challenge, Impact of implementation choices, Motivation for LPD, Basic VLSI Design Flow, Optimization examples at various levels (System, Sub-system, RTL, Gate, Circuit and Device levels)

Sources of power dissipation, MOS transistor leakage components, Static Power dissipation, Active Power dissipation, Circuit Techniques for Low Power Design – Standby leakage control using transistor stacks, Multiple V_{TH} and dynamic V_{TH} techniques, Supply voltage scaling technique (Ref-1)

UNIT - II

Power Optimization Techniques – I: Dynamic Power Reduction Approaches, Circuit Parallelization, Voltage Scaling Based Circuit Techniques, Circuit Technology – Independent Power Reduction, Circuit Technology Dependent Power Reduction; Leakage Power Reduction – Leakage Components, Design Time Reduction Techniques, Run-time Stand-by Reduction Techniques, Run-time Active Reduction Techniques Reduction in Cache Memories (Ref-2)

UNIT - III

Power Optimization Techniques – II: Energy Recovery Circuit Design, Adiabatic – Charging Principle and its implementation issues (Ref-2) Software Design for Low Power: Sources of Software Power Dissipation, Software Power Estimation, Software Power Optimizations, Automated Low-Power Code Generation, Co-design for Low Power (Ref-3)

UNIT IV

Low Voltage Low Power Static Random Access memories: Basics, Race between 6T and 4T memory cells, LVLP SRAM Cell designs- Shared bit-line SRAM cell configuration, Power efficient 7T SRAM cell with current mode read and write, Loadless CMOS 4T SRAM cell, The 1T SRAM cell, Precharge and Equalization Circuit, Dynamic and static decoders, Voltage Sense amplifier, Output Latch,

Low Power SRAM Techniques: Sources of SRAM Power, Low Power Circuit techniques such as capacitance reduction, Leakage current reduction (Ref-1)

UNIT V

Large LP VLSI System design and Applications: Architecture-driven Voltage Scaling, Power optimization using operation reduction and operation substitution, Pre-computation based optimization, Multiple and Dynamic supply voltage design, Choice of supply voltages, Varying the clock speed, varying the V_{DD} of RAM structures, Gated Clocking. Leakage current reduction in medical devices (Ref-1)

Learning Resources:

- Kiat-Seng Yeo and Kaushik Roy, "Low-Voltage, Low-Power VLSI Subsystems, Tata McGrawhill Edition, 2005. (Units I, IV and V)
- 2. Christian Piguet, "Low Power CMOS Circuits Technology, Logic Design and CAD Tools", 1st Indian Reprint, CRC Press, 2010.(Units II and III)
- 3. Kaushik Roy and Sharat Prasad, "Low-Power CMOS VLSI Circuit Design", Wiley Pub., 2000 (Unit III)

- 4. Dimitrios Soudris, Christian Piguet and Coastas Goutis, "Designing CMOS Circuits for Low Power", Kluwer Academic Pub, 2002 (Topics beyond Syllabus)
- 5. J. Rabaey, Low Power Design Essentials, 1st Edition, Springer Publications, 2010 (for seminars and assignments)

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Design and Verification using System Verilog

Professional Elective - IV

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE260EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

	COURSE OBJECTIVES	COURSE OUTCOMES
1	Students will build a layered test bench	On completion of the course, students will
	and simulate a simple ligic block	be able to
2	They will learn the important features of	1 Identify the need for a test bench and
	System Verilig	specify the formal verification techniques
3	They will develop a test bench using	(PO2)
	object oriented concepts for veryfying a	2 Implement simulation based verification
	digital system	of a given system (PO2)
4	They will understand the limitations of	3 Implement a formal test bench using
	Randomization of functions and	object oriented concepts for veryfying a
	implement random device configuration	digital system. (PO3)
5	They will connect the test bench and	4 Model hardware interfaces with
	design of a given system	concurrency constructs. (PO3)
	ļ	5 CO5 Investigate the interface between
		the test bench and the design of a given
	ļ	system using IEEE1800 Verilog
		assertions.(PO4)

UNIT - I

Verification Methodologies: The Verification Process, The Verification Plan, The Verification Methodology Manual, Basic Testbench Functionality, Directed Testing, Methodology Basics, Constrained-Random Stimulus, What Should You Randomize, Functional Coverage, Testbench Components, Layered Testbench, Building a Layered Testbench, Simulation Environment Phases, Maximum Code Reuse, Testbench Performance, Conclusion.

UNIT - II

Fundamentals of System Verilog: DATA TYPES, Built-in Data Types, Fixed-Size Arrays, Dynamic Arrays, Queues, Associative Arrays, Linked Lists, Array Methods, Choosing a Storage Type, Creating New Types with typedef, Creating User-Defined Structures, Enumerated Types, Constants, Strings, Expression Width, Net Types, Conclusion, PROCEDURAL STATEMENTS AND ROUTINES, Introduction Procedural Statements, Tasks, Functions, and Void Functions, Task and Function Overview,

Routine Arguments, Returning from a Routine, Local Data Storage, Time Values.

UNIT - III

Object Oriented Concepts for verification: Think of Nouns, not Verbs, Your First Class, Where to Define a Class, OOP Terminology, Creating New Objects, Object Deallocation, Using Objects, Static Variables vs. Global Variables, Class Routines, Defining Routines Outside of the Class, Scoping Rules, Using One Class Inside Another, Understanding Dynamic Objects, Copying Objects, Public vs. Private, Straying Off Course, Building a Testbench.

UNIT - IV

RANDOMIZATION Techniques for Verification: What to Randomize, Randomization in SystemVerilog, Constraint Details, Solution Probabilities, Controlling Multiple Constraint Blocks, Valid Constraints, In-line Constraints, The pre_randomize and post_randomize Functions, Constraints Tips and Techniques, Common Randomization Problems, Iterative and Array Constraints, Atomic Stimulus Generation vs. Scenario Generation, Random Control, Random Generators, Random Device Configuration.

UNIT - V

CONNECTING THE TESTBENCH AND DESIGN: Separating the Testbench and Design, The Interface Construct, Stimulus Timing, Interface Driving and Sampling, Connecting It All Together, Top-Level Scope, Program – Module Interactions, SystemVerilog Assertions, The Four-Port ATM Router.

Learning Resources:

1. CHRIS SPEAR Synopsys, Inc. "SYSTEMVERILOG FOR VERIFICATION A Guide to Learning the Testbench Language Features" Springer.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF HUMANITIES AND SOCIAL SCIENCES

Pedagogy Studies

Audit Course - II

SYLLABUS FOR M.E. - II SEMESTER

L:T:P(Hrs./week): 2:0:0	SEE Marks : 60	Course Code: PI20AC210EH
Credits : -	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
This course will enable the students to: 1. Review existing evidence on the review topic to inform programme design and policy making undertaken by the DfID, other agencies and researchers. 2. Identify critical evidence gaps to guide the development.	On completion of the course, students will be able to 1. What pedagogical practices are

Unit	Content		
1	Teaching and Learning		
	Theories of learning		
	Theories of Teaching		
	Pedagogic approaches and strategies		
	Curriculum and Syllabus Design		
	Assessment and Evaluation		
	> Teacher attitudes and believes		
	Best Pedagogical Practices		
2	Research Methods		
	Overview of Methods		
	Researching		
	Research Designs		
	Reporting Research		

Learning Resources:

- Ackers J, Hardman F (2001) Classroom interaction in Kenyan primary schools, Compare, 31 (2):245-261.
- 2. Agrawal M (2004) Curricular reform in schools: The importance of evaluation, Journal of Curriculum Studies, 36 (3): 361-379.
- 3. Akyeampong K (2003) Teacher training in Ghana does it count? Multi-site teacher education research project (MUSTER) country report 1. London: DFID.
- 4. Akyeampong K, Lussier K, Pryor J, Westbrook J (2013) Improving teaching and learning of basic maths and reading in Africa: Does teacher preparation count? International Journal Educational Development, 33 (3): 272–282.
- 5. Alexander RJ (2001) Culture and pedagogy: International comparisons in primary education. Oxford and Boston: Blackwell.
- 6. Chavan M (2003) Read India: A mass scale, rapid, 'learning to read' campaign.
- 7. www.pratham.org/images/resource%20working%20paper%202.pdf.

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 | Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Embedded System Applications Laboratory

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P(Hrs./week): 0:0:3	SEE Marks : -	Course Code: PI20PC211EC
Credits: 2	CIE Marks: 50	Duration of SEE: 3 Hours

Course Objectives	Course Outcomes
Acquire skills to handle ARM powered cross compilers and Validate different RTOS scheduling algorithms in embOS RTOS and linux.	On completion of the course, students will be able to 1. Demonstrate host to ARM target communication in embOS RTOS environment. 2. Configure emPower board with embOS and validate different scheduling algorithms. 3. Demonstrate different IPC schemes for multi-tasking in embOS and Linux OS. 4. Debug embedded application in RTOS with Cortex M4F ARM target and Linux OS. 5. Customize RTOS application with ARM MCU/Linux OS

List of Experiments in RTOS using Embedded – C/C++:

S.No **Experiment** ADC0804/ADC0808 Interfacing. 1. SAR DAC 0808 Interfacing. 2. Linux/emboss Real time task creation, Demonstration of 3. Multitasking Round Robin Architecture in RTOS 4. 5. Round Robin with Preemption 6. Multitasking IPC Techniques in RTOS- semaphores 7. IPC Techniques in RTOS- Pipes 8. 9. IPC Techniques in RTOS- Mutex **Shared memory Access** 10.

- 11. Client server Process
- 12. System calls
- 13. Thread Process
- 14. Child Parent Process

Suggested tools for use:

- 1. Hardware Target CPU Cortex M4F powere Segger Board, AT89S52
- 2. Embedded Software Development Embedded Studio V3.12a
- 3. Embedded Debugger Cortex M4F ARM Jlink
- 4. RTOS Linux/emboss

The break-up of CIE:

- 1. No. of Internal Test : 1
- 2. Max. Marks for each internal tests : 12
- 3. Marks for assessment for day to day evaluation : 18

Duration of Internal Test: 3 Hours

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Design and Simulation Laboratory - II

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P(Hrs./week): 0:0:3	SEE Marks : -	Course Code: PI20PC221EC
Credits: 2	CIE Marks: 50	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
To Design analog and digital circuits	On completion of the course, students
with CMOS using EDA tools.	will be able to
	1. Familiarize the front end and back
	end tools to design Integrated
	Circuits.
	2. Simulate the VTC of inverter under
	temperature and process variations.
	3. Design and simulate the logic gates
	for given specifications.
	4. Design and simulate the basic
	building blocks of analog integrated
	circuits.
	5. Draw the layout and perform pre
	and post level simulations.

- Simulate the characteristics of NMOS, PMOS transistors and cmos inverter.
- 2. Design NAND, NOR, and, OR gates and determine the propagation delay of the logic gates.
- 3. Design and simulation of 4-bit adder and subtractor.
- 4. Design and simulation of d flip –flop using transmission gates.
- 5. Design and simulate current mirror for given IREF and determine VDSMIN, IOUT and ROUT.
- 6. Design and simulation of CS, CD amplifiers.
- 7. ASIC synthesis of MSI circuit.
- 8. ASIC synthesis of LSI circuit.
- 9. Layout of combinational circuit

- 10. Layout of sequential circuit
- 11. DRC and LVS of MSI circuit.
- 12. Parasitic extraction and post layout simulation of MSI circuit.
- 13. Floor planning, place and routing of MSI design.
- 14. timing and power analysis of MSI designs

The break-up of CIE:

1. No. of Internal Test : 1

2. Max. Marks for each internal tests : | 12

3. Marks for assessment for day to day evaluation : 18

Duration of Internal Test: 3 Hours

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Mini Project

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P(Hrs./week): 0:0:2	SEE Marks : -	Course Code: PI20PW219EC
Credits: 1	CIE Marks: 50	Duration of SEE: 3 Hours

Course Objectives	Course Outcomes		
Understand the real world problems	On completion of the course, students		
and find the required solution.	will be able to		
	Understand of contemporary / emerging technology for various processes and systems. Create solutions to the real world problems.		
	3 Share knowledge effectively in oral and written form and formulate documents.		

The introduction of mini projects ensures preparedness of students to undertake major projects/dissertation.

The students are required to search / gather the material / information on a specific a topic comprehend it and present / discuss in the class.

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) DEPARTMENTOF ELECTRONICS AND COMMUNICATIONS ENGINEERING

SCHEME OF INSTRUCTION AND EXAMINATION FOR

M.E - ECE (ES&VLSID) : EMBEDDED SYSTEMS AND VLSI DESIGN

III-SEMESTER under CBCS Scheme for 2020-21 Batch (R-20)

	M.E - ECE (ES&VLSID) III- Semester								
	S.No. Course Code Name of the Course		Scheme of Instruction		Scheme of Examination				
S.No.			Hours per Week		Duration	Maximum Marks		Credits	
			L	Т	P/D	in Hrs	SEE	CIE	Cre
1	PI20PE3X0EC	Professional Elective - V	3	-	-	3	60	40	3
2 PI20OE3XXXX Open Elective		3	-	-	3	60	40	3	
3 PI20PW319EC Dissertation-Phase-I / Internship		-	-	8	-	-	100	4	
	TOTAL			-	8	6	120	180	10
	GRAND TOTAL			16			30	00	

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Design for Testability

Professional Elective - V

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks : 60	Course Code: PI20PE310EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
To expose the students, the	On completion of the course, students will be able to
basics of testing techniques for circuits.	Illustrate Yield, Fabrication defects, Errors and Faults in VLSI Circuits
	Simulate digital ICs in the presence of faults and evaluate the given test set for fault coverage.
	Generate test patterns for detecting single stuck faults in combinational and sequential circuits.
	Establish a fault model for memory and apply March Tests for fault detection
	Identify schemes for introducing testability into digital circuits with improved fault coverage.
	6. Compare different approaches for introducing BIST into
	logic circuits, memories and embedded cores.

UNIT - I

Introduction: Role of Testing, Digital and Analog VLSI Testing, The Rule of TEN, Yield, Defects and Faults, Reliability and Failure Rate, Test and Design for Testability (DFT)

Modeling: Modeling digital circuits at logic level, register level and structural models.

Logic Simulation: Types of simulation, Delay models, Element evaluation, Hazard detection, Gate level event- driven simulation. {Ref1: Chs 1,2,3 and Ref2: Ch3)

UNIT - II

Fault Modeling – Logic fault models, Fault detection and redundancy, Fault equivalence, Fault location and Fault Collapsing, The Single Stuck and Multiple Stuck Fault Models. Bridging Faults, CMOS Technology Considerations, Intermittent Faults

Fault Simulation: Applications, Fault Simulation for Combinational circuits. (Ref1: Chs 4 and 5)

UNIT - III

Testing for single stuck faults (SSF): Automated Test Pattern Generation (ATPG/ATG) for SSFs in Combinational Circuits, Algorithms (D, PODEM, FAN), ATG for SSFs in Sequential Circuits.

Functional Testing without and with Specific Fault Models

Memory Test: Memory density and Defect trends, Faults, Memory Test levels, March Test Notation, Fault Modeling, Memory Testing {Ref1: Chs 6 and 8, Ref2: Ch 9)

UNIT - IV

Design for Testability – Controllability and Observability, AdHoc DFT techniques.

Scan architectures and testing – Generic boundary scan, Full Serial integrated scan, Storage cells for scan design. Board level and system level DFT approaches. Boundary scan standards.

Compression techniques – Syndrome test and Signature analysis – LFSR based Signature Analysis

(Ref1: Chs 9 and 10)

UNIT - V

Built-in Self-Test (BIST) – BIST Concepts and test pattern generation. Specific BIST Architectures in brief.

System Test and Core-Based Design: System Test Problem Defined, Functional Test, Diagnostic Test, Testable System design, Core-Based Design and Test –Wrapper, A Test Architecture for SOC, An Integrated Design and Test Approach. {Ref1: Ch 11, Ref2: Ch 18}

DSP-based Analog and Mixed-Signal Test: Functional DSP-based Testing, Static ADC/DAC Testing Methods, CODEC Testing, Dynamic Flash ADC Testing using FFT Technique. {Ref2: Ch 10}.

Learning Resources:

- 1. Miron Abramovici, Melvin A. Breur, Arthur D. Friedman, "Digital Systems Testing and Testable Design", Jaico Publishing House, 2001.
- Michael L Bushnell and Vishwani D Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits" Kluwer Academic Publishers, 2002
- 3. NPTEL Course on VLSI Testing IIT Kharagpur

The break-up of CIE: Interna	Tests + Assignments + Quizzes
------------------------------	-------------------------------

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

High Level Synthesis

Professional Elective - V
SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks : 60	Course Code: PI20PE320EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

Course Objectives	Course Outcomes
To expose the students, the basics of FPGA	On completion of the course, students will be
designs and synthesis.	able to
	1 Develop simple arithmetic modules and
	implement in FPGA .(PO1, PO5)
	2 Understand various libraries used in HLS
	based design (PO2)
	3 Apply various coding styles for FPGA
	synthesis and compare their performance
	(PO1, PO2)
	4 Compare the precision data types in
	System C and Vivado HLS (PO2, PO3)
	5 Synthesize a subsystem design using
	Vivado HLS and port it in FPGA (PO3, PO5)

UNIT - I

Introduction to C-based FPGA Design, Using Vivado HLS HLS UltraFast Design Methodology Managing Interfaces Design Optimization RTL Verification, Exporting the RTL Design

UNIT - II

Introduction to the Vivado HLS C Libraries, Arbitrary Precision Data Types Library, The HLS Stream Library, HLS Math Library, Vivado HLS Video Library, The HLS IP Libraries, HLS Linear Algebra Library.

UNIT - III

Coding Styles: Unsupported C Constructs, The C Test Bench Functions, Loops, Arrays, Data Types. C++ Classes and Templates, Using Assertions, SystemC Synthesis.

UNIT - IV

Command Reference, Graphical User Interface (GUI) Reference, Send Feedback, Interface Synthesis Reference, AXI4 Slave Lite C Driver Reference, Video Functions Reference.

UNIT - V

HLS Linear Algebra Library, C Arbitrary Precision Types, C++ Arbitrary Precision Types, C++ Arbitrary Precision Fixed Point Types, Comparison of SystemC and Vivado HLS Types.

Learning Resources:

- Andres Takach, Creating C++ IP for High Performance Hardware Implementations of FFTs. DesignsDesignCon2002.
- Preston A. Jackson, Cy P. Chan, Jonathan E. Scalera, Charles M. Rader, and M. Michael Vai - A Systolic FFT Architecture for Real Time FPGA Systems. MIT Lincoln Laboratory 244 Wood ST, Lexington, MA 02420
- 3. Vivado Design Suite User Guide and Vivado Design Suite Tutorial for High-Level Synthesis.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Static Timing Analysis

Professional Elective - V
SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: PI20PE330EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
Students will	On completion of the course, students will be able
1 understand clock domains and critical paths in a given logic design	to 1. Identify critical paths and estimate propagation delays and skews in a given data-path (PO1)
2 Interpret extracted parasitics and reduce parasitics in critical paths	and PO2) 2. Compare the performance of Elmore delay
3 Estimate the Interconnect delays and calculate multiple path slacks	model and higher order interconnect delay models (PO3)
4 Perform cross-talk and Noise analysis in a given net	Analyse Cross-talk Noise and its reduction in a given data path (PO2)
5 Perform timing analysis and verification across multicycle paths	 Perform timing analysis across multicycle paths and interpret the results (PO2, PO5)
and clock domains	 Estimate the timing across multiple clock domains and refine the timing by path balancing (PO2, PO3 and PO5)

UNIT - I

STA Concepts: CMOS Logic Design, Basic MOS Structure, CMOS Logic Gate, Standard Cells, Modeling of CMOS Cells, Switching Waveform, Propagation Delay, Slew of a Waveform, Skew between Signals, Timing Arcs and Unateness, Min and Max Timing Paths, Clock Domains, Operating Conditions.

UNIT - II

Interconnect Parasitics: RLC for Interconnect, T-model, Pi-model, Wireload Models, Interconnect Trees, Specifying Wireload Models, Representation of Extracted Parasitics, Detailed Standard Parasitic Format, Reduced Standard Parasitic Format, Standard Parasitic Exchange Format, Representing Coupling Capacitances, Hierarchical Methodology, Block Replicated in Layout, Reducing Parasitics for Critical Nets, Reducing Interconnect Resistance, Increasing Wire Spacing, Parasitics for Correlated Nets.

UNIT - III

Delay Calculations: Delay Calculation Basics, Delay Calculation with Interconnect, Pre-layout Timing, Post-layout Timing, Cell Delay using Effective Capacitance, Interconnect Delay, Elmore Delay, Higher Order Interconnect Delay Estimation, Full Chip Delay Calculation, Slew Merging, Different Slew Thresholds, Different Voltage Domains, Path Delay Calculation, Combinational Path Delay, Path to a Flip-flop, Input to Flip-flop Path, Flip-flop to Flip-flop Path, Multiple Paths Slack Calculation.

UNIT - IV

Crosstalk and Noise Analysis: Crosstalk Glitch Analysis, Basics Types of Glitches, Rise and Fall Glitches, Overshoot and Undershoot Glitches, Glitch Thresholds and Propagation, DC Thresholds, AC Thresholds, Noise Accumulation with Multiple Aggressors, Aggressor Timing Correlation, Aggressor Functional Correlation, Crosstalk Delay Analysis, Basics, Positive and Negative Crosstalk, Accumulation with Multiple Aggressors, Aggressor Victim Timing Correlation, Aggressor Victim Functional Correlation, Timing Verification Using Crosstalk Delay, Setup Analysis, Hold Analysis, Computational Complexity, Hierarchical Design and Analysis, Filtering of Coupling Capacitances, Noise Avoidance Techniques.

UNIT - V

STA Environment & Timing Verification: What is the STA Environment, timing issues, Generated Clocks, Example of Master Clock at Clock Gating Cell Output, Constraining Output Paths, Timing Path Groups, Modeling of External Attributes, Modeling Drive Strengths, Modeling Capacitive Load, Design Rule Checks, Virtual Clocks, Refining the Timing Analysis, Multicycle Paths, Crossing Clock Domains, False Paths, Half-Cycle Paths, Removal Timing Check, Recovery Timing Check, Timing across Clock Domains, Examples, Half-cycle Path - Case 1, Half-cycle Path - Case 2, Fast to Slow Clock Domain, Slow to Fast Clock Domain, Multiple Clocks.

Learning Resources:

1. J. Bhasker, Rakesh Chadha "Static Timing Analysis for Nanometer Designs A Practical Approach" springer, 2009.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 | Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Fundamentals of Python Programming

Open Elective

SYLLABUS FOR M.TECH. III-SEMESTER

L:T:P(Hrs./week): 2:0:0	SEE Marks : 60	Course Code: PX200E310CS
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES		COURSE OUTCOMES On completion of the course, students will be able to	
1	Acquire problem	1	Develop Python programs with conditional
	solving skills		statements and loops.
2	Write programs using	2	Write programs using functions,
	Python language	3	Construct Python data structures programs using
			Strings Lists
		4	Design programs using tuples, and set.
		5	Develop programs using dictionaries

UNIT-I:

Basics of Python Programming: Features of Python, variables and identifiers, operators and expressions.

Decision control Statements: Selection/Conditional branching statements.

basic loop structures/iterative Statements, nested loops, break, continue, and pass Statements.

UNIT-II:

Functions and Modules: function definition, function call, more on defining functions, recursive functions, modules.

UNIT -III:

Data Structures: Strings: Introduction, built-in string methods and functions, slice operation, String Module. Regular Expressions.

Lists: Introduction, nested list, cloning lists, basic list operations, list methods. Functional programming-filter(),map(),reduce() function.

UNIT-IV:

Tuples: Introduction, basic tuple operations, tuple assignment, tuples for returning multiple values, nested tuples, tuple methods and functions.

Set: Introduction, Set operations.

UNIT-V:

Dictionaries: Basic operations, sorting items, looping over dictionary, nested dictionaries, built-in dictionary functions.

Learning Resources:

- Reema Thareja ,"Python programming using problem solving approach ", Oxford university press.
- 2. Allen Downey," Think Python: How to Think Like a Computer Scientist", O'Reilly publications, 2nd Edition.
- 3. Albert Lukaszewski, "Mysql for python ", PACKT publishers
- 4. Mark Lutz , "Learning Python", O'Reilly Publications.
- 5. Stewart Venit and Elizabeth Drake, Prelude to Programming: Concepts and Design, 6th Edition(2015), Pearson India
- 6. Mark J Guzdial, Introduction to Computing and programming in Python, 3rdEdition(2013), Pearson India
- 7. http://nptel.ac.in/courses/117106113/34
- 8. https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-01sc-introduction-to-electrical-engineering-and-computer-science-i-spring-2011/python-tutorial/
- 9. www.scipy-lectures.org/intro/language/python_language.html

The break-up of CIE: Internal Tes	sts + Assignments + Quizzes
-----------------------------------	-----------------------------

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 | Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Industrial Safety

Open Elective

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks : 60	Course Code: PX200E320XX
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

UNIT - I

Industrial safety: Accident, causes, types, results and control, mechanical and electrical hazards, types, causes and preventive steps/procedure, describe salient points of factories act 1948 for health and safety, wash rooms, drinking water layouts, light, cleanliness, fire, guarding, pressure vessels, etc, Safety color codes. Fire prevention and firefighting, equipment and methods.

UNIT - II

Fundamentals of maintenance engineering: Definition and aim of maintenance engineering, Primary and secondary functions and responsibility of maintenance department, Types of maintenance, Types and applications of tools used for maintenance, Maintenance cost & its relation with replacement economy, Service life of equipment. Model Curriculum of Engineering & Technology PG Courses [Volume -II] 295

UNIT - III

Wear and Corrosion and their prevention: Wear- types, causes, effects, wear reduction methods, lubricants-types and applications, Lubrication methods, general sketch, working and applications, i. Screw down grease cup, ii. Pressure grease gun, iii. Splash lubrication, iv. Gravity lubrication, v. Wick feed lubrication vi. Side feed lubrication, vii. Ring lubrication, Definition, principle and factors affecting the corrosion. Types of corrosion, corrosion prevention methods.

UNIT-IV

Fault tracing: Fault tracing-concept and importance, decision treeconcept, need and applications, sequence of fault finding activities, show as decision tree, draw decision tree for problems in machine tools, hydraulic, pneumatic, automotive, thermal and electrical equipment's like, I. Any one machine tool, ii. Pump iii. Air compressor, iv. Internal combustion engine,

v. Boiler, vi. Electrical motors, Types of faults in machine tools and their general causes.

UNIT - V

Periodic and preventive maintenance: Periodic inspection-concept and need, degreasing, cleaning and repairing schemes, overhauling of mechanical components, overhauling of electrical motor, common troubles and remedies of electric motor, repair complexities and its use, definition, need, steps and advantages of preventive maintenance. Steps/procedure for periodic and preventive maintenance of: I. Machine tools, ii. Pumps, iii. Air compressors, iv. Diesel generating (DG) sets, Program and schedule of preventive maintenance of mechanical and electrical equipment, advantages of preventive maintenance. Repair cycle concept and importance

Learning Resources:

- Maintenance Engineering Handbook, Higgins & Morrow, Da Information Services.
- 2. Maintenance Engineering, H. P. Garg, S. Chand and Company.
- 3. Pump-hydraulic Compressors, Audels, Mcgrew Hill Publication.
- Foundation Engineering Handbook, Winterkorn, Hans, Chapman & Hall London.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF MECHANICAL ENGINEERING

Advanced Operations Research

Open Elective

SYLLABUS FOR M.E. III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks : 60	Course Code: PX200E330ME
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
The objective of this	On completion of the course, the student will be able
course is to:	to:
understand Linear & non-	1. understand simplex, dual simplex, Sensitivity
linear programming,	and transportation and their applications for shop
transportation modelling ,	floor problems.
CPM & PERT for project	2. understand the importance of Sensitivity analysis
scheduling and control,	and various advanced LPP techniques
replacement, game theory	3. apply the techniques like CPM and PERT for
and sequencing	project management.
	4. apply various replacement techniques to find
	optimum replacement time period for equipment.
	5. identify the best strategy to win the game and
	optimum sequence for minimum elapsed time.

UNIT-I: OPERATIONS RESEARCH-AN OVERVIEW

Meaning and Origin of Operations research, Introduction to Linear programming problems (LPP) -Formulation of LPP-Solution to LPP by Graphical method and simplex method.

UNIT-II: ADVANCED TOPICS IN LINEAR PROGRAMMING

Dual simplex method, special cases in LPP, Duality in LPP, Differences between primal and dual, shadow prices, sensitivity analysis. Non linear programming Khun Tucker conditions.

UNIT-III

Transportation Model: Definition of the transportation model-matrix of Transportation model-Formulation and solution of transportation models-Methods for calculating Initial basic feasible solution, optimal solution by Stepping stone method and MODI method.

Assignment Problem: Hungarian method of assignment problem, maximization in assignment problem, unbalanced problem, problems with restrictions, travelling salesman problems.

UNIT-IV: PROJECT SCHEDULING

Introduction to network analysis, Rules to draw network diagram, Fulkerson rule for numbering events, Critical path method, Summarisation of CPM calculations. PERT, Estimation of probability and its corresponding duration in PERT, Crashing of project and finding of optimal project duration in crashing.

UNIT-V

Replacement models: Introduction, replacement of items that deteriorate ignoring change in money value, replacement of items that deteriorate considering change in money value with time, replacement of items that fail suddenly – individual replacement policy, group replacement policy.

Game theory: Introduction, 2 person zero sum games, maximi— minima principle, principle of dominance, solution for mixed strategy problems graphical method for $2 \times n$ and $n \times 2$ games

Sequencing models: introduction, general assumptions, processing to jobs through 2 machines, processing 'n' jobs through m machines processing 2 jobs through m machines.

Learning Resources:

- S. D.Sharma, "Operations Research", 10th edition, Newage India Pvt Ltd, New Delhi
- 2. Hamady.A.Taha An Introduction to Operations Research, "8th edition, TMH
- 3. Prem Kumar Gupta and Dr. DS Hira, "Operations Research ", S.Chand & Company Pvt. Ltd., 2014.
- 4. R. Paneerselvam, "Operations Research", PHI Learning Pvt Ltd., 2009.
- 5. NVS Raju, "Optimization methods for Engineers", PHI Learning Pvt. Ltd. ., 2014
- Col D.S. Cheema, "Operations Research", University science press, 2nd edition, India

	•			ests + Assignments + Quizzes		
1.	No. of Internal Tests	:	2	Max. Marks for each Internal Tests	:	30
2.	No. of Assignments	:	3	Max. Marks for each Assignment	:	5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Cost Management of Engineering Projects

Open Elective

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks : 60	Course Code: PX200E340XX
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

Introduction and Overview of the Strategic Cost Management Process Cost concepts in decision-making; Relevant cost, Differential cost, Incremental cost and Opportunity cost. Objectives of a Costing System; Inventory valuation; Creation of a Database for operational control; Provision of data for Decision-Making.

Project: meaning, Different types, why to manage, cost overruns centres, various stages of project execution: conception to commissioning. Project execution as conglomeration of technical and nontechnical activities. Detailed Engineering activities. Pre project execution main clearances and documents Project team: Role of each member. Importance Project site: Data required with significance. Project contracts. Types and contents. Project execution Project cost control. Bar charts and Network diagram. Project commissioning: mechanical and process

Cost Behavior and Profit Planning Marginal Costing; Distinction between Marginal Costing and Absorption Costing; Break-even Analysis, Cost-Volume-Profit Analysis. Various decision-making problems. Standard Costing and Variance Analysis. Pricing strategies: Pareto Analysis. Target costing, Life Cycle Costing. Costing of service sector. Just-in-time approach, Material Requirement Planning, Enterprise Resource Planning, Total Quality Management and Theory of constraints. Activity-Based Cost Management, Bench Marking; Balanced Score Card and Value-Chain Analysis. Budgetary Control; Flexible Budgets; Performance budgets; Zero-based budgets. Measurement of Divisional profitability pricing decisions including transfer pricing.

Quantitative techniques for cost management, Linear Programming, PERT/CPM, Transportation problems, Assignment problems, Simulation, Learning Curve Theory.

Learning Resources:

- 1. Cost Accounting A Managerial Emphasis, Prentice Hall of India, New Delhi
- 2. Charles T. Horngren and George Foster, Advanced Management Accounting
- 3. Robert S Kaplan Anthony A. Alkinson, Management & Cost Accounting
- 4. Ashish K. Bhattacharya, Principles & Practices of Cost Accounting A. H. Wheeler publisher
- N.D. Vohra, Quantitative Techniques in Management, Tata McGraw Hill Book Co. Ltd.

sts + Assignments + Quizzes
S

1.	No. of Internal Tests	:	2	Max. Marks for each Internal Tests:	30

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Composite Materials

Open Elective

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PX200E350XX
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

UNIT-I

INTRODUCTION: Definition – Classification and characteristics of Composite materials. Advantages and application of composites. Functional requirements of reinforcement and matrix. Effect of reinforcement (size, shape, distribution, volume fraction) on overall composite performance.

UNIT - II

REINFORCEMENTS: Preparation-layup, curing, properties and applications of glass fibers, carbon fibers, Kevlar fibers and Boron fibers. Properties and applications of whiskers, particle reinforcements. Mechanical Behavior of composites: Rule of mixtures, Inverse rule of mixtures. Isostrain and Isostress conditions.

UNIT - III

Manufacturing of Metal Matrix Composites: Casting – Solid State diffusion technique, Cladding – Hot isostatic pressing. Properties and applications. Manufacturing of Ceramic Matrix Composites: Liquid Metal Infiltration – Liquid phase sintering. Manufacturing of Carbon – Carbon composites: Knitting, Braiding, Weaving. Properties and applications.

UNIT-IV

Manufacturing of Polymer Matrix Composites: Preparation of Moulding compounds and prepregs – hand layup method – Autoclave method – Filament winding method – Compression moulding – Reaction injection moulding. Properties and applications.

UNIT - V

Strength: Laminar Failure Criteria-strength ratio, maximum stress criteria, maximum strain criteria, interacting failure criteria, hygrothermal failure. Laminate first play failure-insight strength; Laminate strength-ply discount

truncated maximum strain criterion; strength design using caplet plots; stress concentrations.

Learning Resources:

- Material Science and Technology Vol 13 Composites by R.W.Cahn VCH, West Germany.
- 2. Materials Science and Engineering, An introduction. WD Callister, Jr., Adapted by R. Balasubramaniam, John Wiley & Sons, NY, Indian edition, 2007.
- 3. Hand Book of Composite Materials-ed-Lubin.
- 4. Composite Materials K.K.Chawla.
- 5. Composite Materials Science and Applications Deborah D.L. Chung.
- 6. Composite Materials Design and Applications Danial Gay, Suong V. Hoa, and Stephen W. Tasi.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Waste to Energy

Open Elective

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks : 60	Course Code: PX200E360XX
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

UNIT-I

Introduction to Energy from Waste: Classification of waste as fuel – Agro based, Forest residue, Industrial waste - MSW – Conversion devices – Incinerators, gasifiers, digestors

UNIT - II

Biomass Pyrolysis: Pyrolysis – Types, slow fast – Manufacture of charcoal – Methods - Yields and application – Manufacture of pyrolytic oils and gases, yields and applications.

UNIT - III

Biomass Gasification: Gasifiers – Fixed bed system – Downdraft and updraft gasifiers – Fluidized bed gasifiers – Design, construction and operation – Gasifier burner arrangement for Model Curriculum of Engineering & Technology PG Courses [Volume -II] 299 thermal heating – Gasifier engine arrangement and electrical power – Equilibrium and kinetic consideration in gasifier operation.

UNIT-IV

Biomass Combustion: Biomass stoves – Improved chullahs, types, some exotic designs, Fixed bed combustors, Types, inclined grate combustors, Fluidized bed combustors, Design, construction and operation - Operation of all the above biomass combustors.

UNIT - V

Biogas: Properties of biogas (Calorific value and composition) - Biogas plant technology and status - Bio energy system - Design and constructional features - Biomass resources and their classification - Biomass conversion processes - Thermo chemical conversion - Direct combustion - biomass gasification - pyrolysis and liquefaction - biochemical conversion - anaerobic digestion - Types of biogas Plants -

Applications - Alcohol production from biomass - Bio diesel production - Urban waste to energy conversion - Biomass energy programme in India.

Learning Resources:

- 1. Non Conventional Energy, Desai, Ashok V., Wiley Eastern Ltd., 1990.
- 2. Biogas Technology A Practical Hand Book Khandelwal, K. C. and Mahdi, S. S., Vol. I & II, Tata McGraw Hill Publishing Co. Ltd., 1983.
- 3. Food, Feed and Fuel from Biomass, Challal, D. S., IBH Publishing Co. Pvt. Ltd., 1991.
- 4. Biomass Conversion and Technology, C. Y. WereKo-Brobby and E. B. Hagan, John Wiley & Sons, 1996.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF HUMANITIES AND SOCIAL SCIENCES

Business Analytics

Open Elective

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks : 60	Course Code: PX200E370XX
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

	COURSE OBJECTIVES	COURSE OUTCOMES
1.	Understand the role of business analytics within	On completion of the course,
	an organization.	students will be able to
2.	Analyze data using statistical and data mining	1. Students will demonstrate
	techniques and understand relationships between	knowledge of data
	the underlying business processes of an	analytics.
	organization.	2. Students will demonstrate
3.	To gain an understanding of how managers use	the ability of think critically
	business analytics to formulate and solve	in making decisions based
	business problems and to support managerial	on data and deep
	decision making.	analytics.
4.	To become familiar with processes needed to	3. Students will demonstrate
_	develop, report, and analyze business data.	the ability to use technical
5.	Use decision-making tools/Operations research	skills in predicative and
١.	techniques.	prescriptive modeling to
6.	Mange business process using analytical and	support business decision-
_	management tools.	making.
7.		4. Students will demonstrate
	industries such as manufacturing, service, retail,	the ability to translate data
	software, banking and finance, sports,	into clear, actionable
	pharmaceutical, aerospace etc.	insights

UNIT -I

Business analytics: Overview of Business analytics, Scope of Business analytics, Business Analytics Process, Relationship of Business Analytics Process and organisation, competitive advantages of Business Analytics. Statistical Tools: Statistical Notation, Descriptive Statistical methods, Review of probability distribution and data modelling, sampling and estimation methods overview.

UNIT - II

Trendiness and Regression Analysis: Modelling Relationships and Trends in Data, simple Linear Regression. Important Resources, Business Analytics Personnel, Data and models for Business analytics, problem solving, Visualizing and Exploring Data, Business Analytics Technology.

UNIT - III

Organization Structures of Business analytics, Team management, Management Issues, Designing Information Policy, Outsourcing, Ensuring Data Quality, Measuring contribution of Business analytics, Managing Changes. Descriptive Analytics, predictive analytics, predictive Modelling, Predictive analytics analysis, Data Mining, Data Mining Methodologies, Prescriptive analytics and its step in the business analytics Process, Prescriptive Modelling, nonlinear Optimization

UNIT - IV

Forecasting Techniques: Qualitative and Judgmental Forecasting, Statistical Forecasting Models, Forecasting Models for Stationary Time Series, Forecasting Models for Time Series with a Linear Trend, Forecasting Time Series with Seasonality, Regression Forecasting with Casual Variables, Selecting Appropriate Forecasting Models. Monte Carlo Simulation and Risk Analysis: Monte Carle Simulation Using Analytic Solver Platform, New-Product Development Model, Newsvendor Model, Overbooking Model, Cash Budget Model.

UNIT - V

Decision Analysis: Formulating Decision Problems, Decision Strategies with the without Outcome Probabilities, Decision Trees, The Value of Information, Utility and Decision Making.

UNIT - VI

Recent Trends in: Embedded and collaborative business intelligence, Visual data recovery, Data Storytelling and Data journalism.

Learning Resources:

- Business analytics Principles, Concepts, and Applications by Marc J. Schniederjans, Dara G. Schniederjans, Christopher M. Starkey, Pearson FT Press.
- 2. Business Analytics by James Evans, persons Education.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 | Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Dissertation-Phase - I / Internship

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 0:0:8	SEE Marks: -	Course Code: PI20PW319EC
Credits: 4	CIE Marks: 100	Duration of SEE :

	COURSE OBJECTIVES	COURSE OUTCOMES		
1.	Selection of a suitable for	On completion of the course, students		
	investigation for the project	will be able to		
2.	Literature survey	1. Students go through the foundation		
3.	Carrying out investigation /	needed for carrying out new		
	experiments including the selection	investigations		
	of approaches to be adopted	2. Students would be ready with the		
4.	Analysis of the results in interaction	problem to be investigated in phase		
	with the project guides.	II		
5.	Preparation of presentations and	3. They also get the training needed		
	technical report.	for presentations of their work.		

The students must be given clear guidelines to execute and complete the project on which they have delivered a seminar in the 3rd semester of the course.

All projects will be monitored at least twice in a semester through student's presentation. Sessional marks should be based on the grades/marks, awarded by a monitoring committee of faculty members as also marks given by the supervisor.

Efforts be made that some of the projects are carries out in industries with the help of industry coordinates.

Common norms will be established for documentation of the project report by the respective department.

The final project reports must be submitted two weeks before the last working day of the semester.

The project works must be evaluated by an external examiner and based on his comments a viva voice will be conducted by the departmental committee containing of HOD, two senior faculty and supervisor.

+ Excellent / Very Good / Good/Satisfactory / Unsatisfactory

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) DEPARTMENTOF ELECTRONICS AND COMMUNICATIONS ENGINEERING

SCHEME OF INSTRUCTION AND EXAMINATION FOR

M.E - ECE (ES&VLSID) : EMBEDDED SYSTEMS AND VLSI DESIGN

IV-SEMESTER under CBCS Scheme for 2020-21 Batch (R-20)

	M.E - ECE (ES&VLSID) IV-SEMESTER								
S. No.	Course Code	Name of the Course	Scheme of Instruction		Scheme of Examination				
			Hours per Week		Duration	Maximum Marks		Credits	
			L	T	P/D	in Hrs	SEE	CIE	Cre
1	PI20PW419EC	Dissertation-Phase-II / Internship	-	-	20	-	Viva-Voce	(Grade)	10
		MOOCs Certification Course : 8 or 12 weeks duration	-	-	-	-	-		2
		TOTAL	1	1	20	1	-	-	12
	GRAND TOTAL			20					

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Dissertation-Phase-II / Internship

SYLLABUS FOR M.E. ECE (ES&VLSID) - IV SEMESTER

L:T:P(Hrs./week):0:0:20	SEE Marks: -	Course Code:	PI20PW419EC
Credits: 10	CIE Marks: Viva	-Voce Grade	Duration of SEE:

	COURSE OBJECTIVES	COURSE OUTCOMES
1.	Carrying out further literature	On completion of the course, students
	survey related to the topic already	will be able to
	selected.	1. Students will be able to face any
2.	Carrying out investigation	new problem and find a sensible
	experiments, simulation in relation	solution
	to the problem.	2. Students would be trained to
3.	Problem analysis and solution	investigate a given problem in a
	finding for problems encountered	systematic way
4.	Organization of results	3. They would be ready to take up
5.	Thesis preparation, presentation	work which may be needed by the
	and defence.	industry.

The students must be given clear guidelines to execute and complete the project on which they have delivered a seminar in the 3rd semester of the course.

All projects will be monitored at least twice in a semester through student's presentation. Sessional marks should be based on the grades/marks, awarded by a monitoring committee of faculty members as also marks given by the supervisor.

Efforts be made that some of the projects are carries out in industries with the help of industry coordinates.

Common norms will be established for documentation of the project report by the respective department.

The final project reports must be submitted two weeks before the last working day of the semester.

The project works must be evaluated by an external examiner and based on his comments a viva voice will be conducted by the departmental committee containing of HOD, two senior faculty and supervisor.

+ Excellent / Very Good / Good/Satisfactory / Unsatisfactory