VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)

Accredited by NAAC with 'A++' Grade
Ibrahimbagh, Hyderabad-31
Approved by A.I.C.T.E., New Delhi and
Affiliated to Osmania University, Hyderabad-07

Sponsored by VASAVI ACADEMY OF EDUCATION Hyderabad



SCHEME OF INSTRUCTION AND SYLLABI UNDER CBCS FOR M.E. (ECE)

EMBEDDED SYSTEMS AND VLSI DESIGN (ES&VLSID)

I TO IV SEMESTERS

With effect from 2022-23 (For the batch admitted in 2022-23)

(R-22)



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Phones: +91-40-23146040, 23146041

Fax: +91-40-23146090

Institute Vision

Striving for a symbiosis of technological excellence and human values

Institute Mission

To arm young brains with competitive technology and nurture holistic development of the individuals for a better tomorrow

Department Vision

Striving for excellence in teaching, training and research in the areas of Electronics and Communication Engineering

Department Mission

To inculcate a spirit of scientific temper and analytical thinking, and train the students in contemporary technologies in Electronics & Communication Engineering to meet the needs of the industry and society with ethical values.

Program Educational Objectives (PEO):

PG – M.E (ES & VLSID): Embedded Systems and VLSI Design

- **PEO1:** Graduates will be able to acquire indepth knowledge in the field of Embedded Systems and VLSI Design for designing and implementing systems employing latest techniques and tools
- **PEO2:** Graduates will be able to carry out research independently and write & present a substantial research report
- **PEO3:** Graduates will be able to demonstrate effective communication skills and leadership qualities with ethical attitudes in broad societal context while working in a multiple disciplinary environment

Program Outcomes (PO):

PG - M.E (ES & VLSID): Embedded Systems and VLSI Design:

Graduates will have

- **PO1:** An ability to independently carry out research and development work to offer effective engineering solutions and evaluate system level performance.
- **PO2:** An ability to write and present substantial technical reports.
- **PO3:** An ability to demonstrate in depth knowledge for analysing and solving problems in the area of Embedded Systems and VLSI Design.
- **PO4:** An ability to apply appropriate techniques and modern EDA tools to design and conduct advanced experiments and pursue investigations on circuits and system level design.
- **PO5:** An ability to apply engineering and management principles as a member and leader in a team, to manage projects in multi-disciplinary environment with lifelong learning capabilities.

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) DEPARTMENTOF ELECTRONICS AND COMMUNICATIONS ENGINEERING

SCHEME OF INSTRUCTION AND EXAMINATION FOR

M.E - ECE (ES&VLSID) EMBEDDED SYSTEMS AND VLSI DESIGN

I-SEMESTER under CBCS Scheme for 2022-23 Batch (R - 22)

M.E - ECE (ES&VLSID) I-Semester									
			Schen	ne of Ins	truction	Scheme of Examination			
Course Code		Name of the Course		Hours per Week			Maximum Marks		Credits
			L	Т	P/D	in Hrs	SEE	CIE	Ċ
		THEORY							
1	PI22PC110EC	PC-I : Embedded System Design	3	-	-	3	60	40	3
2	PI22PC120EC	PC-II: Digital IC Design	3	-	-	3	60	40	3
3	PI22PC130EC PC-III: Analog IC Design				-	3	60	40	3
4	PI22PE1X0EC	3	-	-	3	60	40	3	
5	PI22PE1X0EC	Professional Elective - II	3	-	-	3	60	40	3
6	PI22HS110EH	Skill Development Course-I: Communication Skills in English	1	-	-	2	40	30	1
7	PI22PE170EC	Skill Development Course -II: Technical Skills - I	2	-	-	3	60	40	2
8	PI22AC110EH	AC-I: English for Research Paper Writing	2	-	-	3	60	40	-
		LABORATORY							
9	PI22PC111EC	Embedded Systems Laboratory	ı	-	3	-	-	50	1.5
10	PI22PC121EC	Design and Simulation Laboratory - I	-	-	3	-	-	50	1.5
11	PI22PC138EC	Seminar	ı	-	2	-	-	50	1
		Total	20	-	8	-	460	460	22
	Grand Total 28 920								
	Left over hours will be allocated for : Library/ Mentor - Mentee Interaction / FC /CCA								
Note	Note: Every student should acquire one online course certification equivalent to 2 Credits weightage during I to III Semester								

S. No.	Course Code	Course	Hours per week
Prof	essional Core C	Courses (R – 22)	
1	PI22PC110EC	Core – I: Embedded System Design	3
2	PI22PC120EC	Core – II: Digital IC Design	3
3	PI22PC130EC	Core – III: Analog IC Design	3
4	PI22PC210EC	Core – IV: Embedded Real Time Operating Systems	3
5	PI22PC220EC	Core – V: Mixed Signal IC Design	3
6	PI22PC230EC	Core – VI: VLSI Physical Design	3
7	PI22PC111EC	Embedded Systems Laboratory	3
8	PI22PC121EC	Design and Simulation Laboratory-I	3
9	PI22PC138EC	Seminar	2
10	PI22PC240ME	Research Methodology and IPR	2
11	PI22PC211EC	Embedded Systems Application Laboratory	3
12	PI22PC221EC	Design and Simulation Laboratory —II	3
13	PI22PW219EC	Mini Project	2
14	PI22HS110EH	Skill Development Course -I : Communication Skills in English	1
15	PI22HS210EH	Skill Development Course -III : Aptitude	1
16	PI22PW319EC	Dissertation-Phase-I / Internship	8
17	PI22PW419EC	Dissertation-Phase-II / Internship	20

S. No.	Course Code	Course	Hours per week			
Prof	essional Electiv	ves (R – 22)				
Elec	tive – I					
1	PI22PE110EC	Advanced Computer Organization	3			
2	PI22PE120EC	Programming Languages for Embedded Software	3			
3	PI22PE130EC	Semiconductor Device Modeling	3			
Elec	tive – II					
4	PI22PE140EC	VLSI Technology	3			
5	PI22PE150EC	Hardware Descriptive Languages	3			
6	PI22PE160EC	Design and Verification using System Verilog	3			
Elec	tive – III					
7	PI22PE210EC	Design for Testability	3			
8	PI22PE220EC	Hardware-Software Co-Design	3			
9	PI22PE230EC	CPLD & FPGA Architectures and Applications	3			
Elec	tive – IV					
10	PI22PE310EC	Low Power VLSI Design	3			
11	PI22PE320EC	High Level Synthesis	3			
12	PI22PE330EC	System On Chip (SoC) Design	3			
Elec	tive – V					
13	PI22PE340EC	Physical Design Automation	3			
14	PI22PE350EC	Scripting Languages	3			
15	PI22PE360EC	Static Timing Analysis	3			
Tecl	Technical Skills					
16	PI22PE170EC	Skill Development Course -II: Technical Skills – I	2			
17	PI22PE240EC	Skill Development Course -IV: Technical Skills – II	2			

S. No.	Course Code	Course	Hours per week
Aud	it Course – I (R	– 21)	
1	PI22AC110EH	English for Research Paper Writing	2
2	PI22AC120XX	Value Education	2
3	PI22AC130XX	Stress Management by Yoga	2
4	PI22AC140XX	Sanskrit for Technical Knowledge	2
Aud	it Course –II		
1	PI22AC210EH	Pedagogy Studies	2
2	PI22AC220XX	Personality Development through Life Enlightenment Skills	2
3	PI22AC230XX	Constitution of India	2
4	PI22AC240XX	Disaster Management	2
Ope	n Electives		
1	PX22OE210IT	Fundamentals of Python Programming	3
2	PX22OE320XX	Industrial Safety	3
3	PX220E330ME	Advanced Operations Research	3
4	PX22OE340XX	Cost Management of Engineering Projects	3
5	PX22OE350XX	Composite Materials	3
6	PX22OE360XX	Waste to Energy	3
7	PX22OE370XX	Business Analytics	3

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Embedded System Design

Professional Core - I SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PC110EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. Implement embedded hardware & firmware using embedded-C for C51 to interface with different I/O. 2. Demonstrate the embedded system design using ARM IP core with emphasis on its programming model. 3. Interpret serial and parallel bus	On completion of the course, students will be able to 1. Define, Classify and Analyze embedded system product design with IC Technology. 2. Design & implement device drivers
communication protocols used for providing connectivity and propose debugging techniques for testing.	to interface I/O.

CO-PO Mapping

CO	PO1	PO2	PO3	PO4	PO5
CO1	3	2	3	2	2
CO2	3	2	3	3	2
CO3	3	3	3	3	2
CO4	3	3	3	2	2
CO5	2	3	3	3	2

UNIT - I

Embedded Systems Overview: Definition of Embedded System; Examples; Design Challenges—Optimizing Design Metrics; Selection of processor or controller & memories; Processor Technology; RISC Vs CISC

UNIT - II

Real World Interfacing using Embedded C with AT89S52 (8051 Microcontroller): ADC0808, LED, Seven Segment Displays, DAC, LCD, Keypad, RTC, DC Motor, Stepper Motor driving actuators using PWM.

UNIT - III

ARM Core Architecture: Introduction to RISC concepts with ARM as CPU, ARM engine Architecture, AMBA Bus, Core Registers, Programming Modes, Importance of Thumb Mode, CPSR, SPSR, Pipeline, Exceptions, Interrupts and vector table; ARM Programming Model; Core Extensions, ARM Revisions, ARM processor families and comparisons.

UNIT-IV

Embedded Networking: Serial protocols topology & working principles and frame formats – I^2C ; SPI; USB; CAN; Ethernet; Parallel Protocols – PCI; PCIx; AMBA bus

UNIT - V

Embedded Debugging Techniques: Debugging Methods using Software and Hardware; usage of JTAG adaptor for ARM and Embedded ICE Embedded Software Architectures Introduction: Round-Robin; RR with Interrupt; Functional Queue Scheduling & need of RTOS

Learning Resources:

- 1. Frank Vahid, Tony Givargis "Embedded System Design A Unified Hardware/Software Introduction" John Wiley & Sons, Inc. 2002.
- 2. Andrew N Sloss, Dominic Symes & Chris Wright, "ARM System Developer's Guide: Designing and Optimizing System Software", The Morgan Kaufmann Series 2004.
- 3. Mazidi M.A and Mazidi J.G, "The 8051 Microcontroller and Embedded Systems", Pearson 2007.
- 4. David E Simon, "An Embedded Software Primer", Pearson Education, 2005.

The	break-up	of CIF	Internal	Tests +	Assignments	+	Ouizzes
1110	DI Car up	OI CIL I	internal	1 6363 1	Assignments	•	QuiZZCS

1.	No. of Internal Tests	:	2	Max. Marks for each Internal Tests:	30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Digital IC Design

Professional Core - II

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks: 60	Course Code: PI22PC120EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

	COURSE OBJECTIVES		COURSE OUTCOMES
1.	Analyse the effect of sizing the	On	completion of the course, students
	devices of CMOS circuits and its	wil	be able to
	performance in terms of logical and	1.	Perform the critical path optimization
	electrical efforts.		of CMOS gates with logical and
2.	Estimate the power and delay in		electrical effort.
	both static and dynamic CMOS	2.	Compute the delay and power
	combinational and sequential		dissipation in both dynamic and static
	circuits.		CMOS designs, and apply pipelining
3.	Design the arithmetic building and		techniques to optimize the sequential
	memory blocks to be used in a		Circuits.
	microprocessor.	3.	Analyse the interconnect parasitics
			and their effect on clock distribution
			network.
		4.	Design a simple datapath for a
			processor and apply power reduction
		_	techniques.
		5.	Design a 6T SRAM cell and building a
			memory bank.

CO-PO Mapping

CO	PO1	PO2	PO3	PO4	PO5
CO1	3		3		
CO2	3		3		
CO3	3		3		
CO4	3		3		
CO5	3		3		

UNIT - I

Introduction to DSM CMOS Digital IC design: Quality Metrics, Trends, MOSFET secondary effects, Sub-threshold Conduction. CMOS Inverter - Static and Dynamic Behaviour, Performance, Power and Delay characteristics, NMOS and Pseudo-NMOS Inverters, Sizing of Inverters, Tristate Inverters. Switching Time analysis, Detailed Load Capacitance Calculation, Inverter Sizing for Optimal Path Delay.

UNIT - II

Designing Combinational Logic in CMOS: Static CMOS design: Complimentary CMOS, Ratioed Logic, Pass Transistor Logic, Transmission Gate Logic, Optimizing Paths with Logical effort.

Dynamic CMOS Design: Basic Principles, Speed and Power dissipation in Dynamic Logic, Signal Integrity Issues, Cascading Dynamic Gates

UNIT - III

Designing Sequential Circuits: Static Latches and registers, Dynamic Latches and registers, Alternative Register styles, Pipelining to optimize Sequential Circuits, Non-bistable sequential Circuits. Coping with Interconnects: Capacitive, Resistive and Inductive parasitic, Advanced Interconnect Techniques.

UNIT - IV

Designing Arithmetic Building Blocks: Datapaths in Digital Processor Architectures,: The Adder, The Multiplier, The Shifter and The Comparator. Power and Speed Trade offs in Datapath Operators: Design-Time Power Reduction Techniques, Run-Time Power Management, Reducing the Power in Standby (or Sleep) Mode. Power Grid and Clock Design: Power Distribution Design, Clocking and Timing Issues.

UNIT - V

Semiconductor Memory Design: Introduction: Memory Organization, Types of memory, memory Timing Parameters, MOS Decoders. SRAM Cell Design: Read Write Operations, SRAM Cell Layout

Learning Resources:

- 1. Jan M Rabaey, Anantha Chandrakasan and B. Nikolic, "Digital Integrated Circuits A Design Perspective"", Second Edition, PHI/ Pearson, 2003.
- 2. David A Hodges, Horace G Jackson and Resve A Saleh, "Analysis and Design of Digital Integrated Circuits in DSM Technology", 3rd Edition, Tata McGraw Hill, 2008.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Analog IC Design

Professional Core - III

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks: 60	Course Code: PI22PC130EC	
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours	

•	COURSE OBJECTIVES		COURSE OUTCOMES
1.	To provide in-depth	On	completion of the course, students will be able to
	understanding of the	1.	Distinguish between MOS transistor models in sub-
	analog integrated circuit		threshold and strong inversion regions of operation
	and its basic building		and determine the I/V relations (BTL-2,3).
	blocks.	2.	Choose a proper current mirror biasing scheme for a
2.	Introduce the principles of		given MOS transistor amplifier.(BTL-3).
	analog circuits and apply	3.	Distinguish between different Voltage references w.r.t
	the techniques for the		accuracy and temperature dependence (BTL-4).
	design of analog integrated	4.	Compare the performance of a single stage Common
	circuit		Source amplifier with different types of loads (diode-
			connected, etc) -(BTL-4).
		5.	Design a two-stage Op Amp with proper compensation
			scheme for the given specifications. (BTL-5)
		6.	Design a tune-able voltage controlled ring oscillator
			using differential pairs for given specifications (BTL-5)

CO-PO Mapping

CO 1 O 14	apping				
CO	PO1	PO2	PO3	PO4	PO5
CO1			1	1	
CO2			1	1	
CO3			1	2	
CO4			1	2	
CO5			3	3	
CO6			3	3	

UNIT - I

Introduction: What are electronic devices and circuits – Types of electrical signals – Characteristics of analog signals – Analog functions – Devices characteristics needed to perform these functions. Discrete component approach to analog circuit – Integrated circuit approach, silicon as base material. Integrated circuit – Components for IC's – Resistors, Capacitors, inductors diodes, BJTS, MOSFETS – Their IC architectures, limitations, circuits design philosophies – Different families of circuits device models. Basic analog circuits – Amplifiers – Different type of loads – Biasing techniques – current mirrors – Coupling techniques between stages.

UNIT - II

Biasing techniques: Basic current mirror architecture – Specifications of current mirrors – Cascode current mirrors – Wide swing current mirrors Wilson current mirror – Degenerate current sources – peaking current sources for very low current biasing – enhanced output impedance current mirrors, Sensitivity analysis of current. Mirrors: Voltage references – VBE, VT and Zener diode based references, Band gap reference

UNIT - III

Single stage amplifiers CS, CG, CD amplifiers with resistive, diode, current source, and current mirror loads – performance analysis of these circuits – input, output, current and voltage gains at low frequencies swing, frequency response and phase response of these amplifiers, Multistage amplifiers and biasing and swing problems. Cascode amplifiers – Folded cascode amplifiers – Swing analysis. Differential amplifiers, biasing and analysis of performance, Specifications – common and differential mode gain – common mode rejection ratio power rejection ratio, swing differential input differential output amplifier, differential input single ended output amplifier variable gain amplifiers Noise in amplifiers.

UNIT - IV

Operational amplifiers – characteristics and specifications – Two and three stage Op-Amps – analysis of gain, frequency and phase response – Coupling problems, fully differential amplifiers – Cascodes, folded cascodes – common mode feedback, and circuits, active cascade Op-Amp – current differential amplifiers – current feedback Op-Amps, - Gilbert Cells. OTAS.

UNIT - V

Oscillators and mixers: Basics of oscillators – Feedback oscillators, negative resistance oscillators, (two port oscillators), ring oscillators – Differential ring oscillators, LC oscillators, relaxation oscillators, voltage controlled oscillators, Tuning delay and frequency. Diode based mixers, Gilbert cell based mixers.

Learning Resources:

- 1. Paul.R. Gray & Robert G. Mayor, Analysis and Design of Analog Integrated Circuits, John Wiley & sons. 2004.
- 2. David Johns, Ken Martin, Analog Integrated Circuit Design, John Wiley & sons. 2004.
- Behzad Razavi, Design of Analog CMOS Integrated Circuits, Tata Mc Grah Hill. 2002.
- 4. Jacob Baker.R.et.al., CMOS Circuit Design, IEEE Press, Prentice Hall, India, 2000.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Advanced Computer Organization

Professional Elective - I

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks: 60	Course Code: PI22PE110EC	
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours	

COURSE OBJECTIVES	COURSE OUTCOMES
Advanced computing /	On completion of the course, students will be able to
processing system includes	1. Evaluate the performance parameters of advanced
several functional aspects	processors, analyse and compare advantages,
like processing, memory,	limitations and applications of advanced processors.
high speed logic, industry	2. Design the data path and control unit for the given
standard interfaces and so	specifications and analyze different control unit
on. The major objective of	design approaches.
this course is to combine all	3. Demonstrate the knowledge on issues involved in
these functional aspects and	memory organization.
develop a processing	4. Analyze various input-output techniques for proper
system for the given	transfer of data between CPU and different
specifications.	peripheral devices.
	5. Become acquainted with recent advancements in
	the area of advanced processing systems.
	6. Use modern EDA tools for solving advanced
	processing system related problems.

CO-PO Mapping

CO	PO1	PO2	PO3	PO4	PO5
CO1	1		3		
CO2	1		3		
CO3	1		3		
CO4	1		3		
CO5	1	3	2	3	
CO6	2	2	2		2

UNIT - I

Review of Computer Arithmetic, Application Processing Unit, A Note on the ARM Model, Standard Processor and processing system, Processor Design Techniques: Instruction Pipelining, Super Scalar techniques, Super scalar and super pipeline design, Basic performance issues in pipelining, Pipeline hazards, Reducing pipeline branch penalties.

UNIT - II

Control Unit Design approaches, Hardwired Control Unit Design approach, Micro-programmed Control Unit Design Approach, Processor Selection Criteria, Case studies on Micro Blaze Processor, Discrete FPGA-Processor

UNIT - III

Memory Organization: the memory Hierarchy, Random access memories, Cache memory, Elements of cache design, Virtual memory- protection and examples of virtual memory, Replacement Policies.

UNIT - IV

I-O Organization: Accessing I/O Devices, Programmed I-O, Interrupts, DMA, Synchronous bus and asynchronous bus, IO Processor, General Purpose Input/Output, Communications Interfaces, Programmable Logic Interfaces, AXI Standard, AXI Interconnects and Interfaces, Processing System External Interfaces

UNIT - V

Parallel Computer Systems: Instruction Level Parallelism (ILP) , Multiprocessors – Characteristics, Symmetric and Distributive Shared Memory Architecture, Vector Processors, SIMD computers and Super computers, High Performance Computing(HPC), Case study on advanced processing system, An Overview of HPC Applications

Learning Resources:

- 1. William Stallings, Computer Organization and Architecture designing for Performance, 7th edition, PHI, 2007.
- 2. Carl Hamacher, Vranesic, Zaky, Computer Organization, 5^{th} edition, MGH.
- Hayes John P; Computer Architecture and organization; 3rd Edition, MGH, 1998.
- John L. Hennessy and David A. Patterson, Computer Architecture A quantitative Approach, 3rd Edition, Elsevier, 2005.
- Computer Architecture and Parallel Processing Kai Hwang, Faye A.Brigs., MC Graw Hill.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Programming Languages for Embedded Software

Professional Elective - I

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE120EC	
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours	

COURSE OBJECTIVES	COURSE OUTCOMES
To impart knowledge on embedded C	 On completion of the course, students will be able to 1. Write an embedded C application of moderate complexity. 2. Develop and analyze algorithms in C++. 3. Design embedded software using object oriented programming
	principles. 4. Apply the concept of generic programming for embedded systems. 5. Write exception handlers for embedded software.

CO-PO Mapping

	CO I O Mapping						
CO	PO1	PO2	PO3	PO4	PO5		
CO1	2	2	3	2	2		
CO2	3	3	3	2	2		
CO3	2	3	2	2	2		
CO4	2	3	2	2	2		
CO5	2	3	3	2	2		

UNIT - I

Embedded 'C' Programming

- Bitwise operations, Dynamic memory allocation, OS services
- Linked stack and queue, Sparse matrices, Binary tree
- Interrupt handling in C, Code optimization issues
- Writing LCD drives, LED drivers, Drivers for serial port communication
- Embedded Software Development Cycle and Methods (Waterfall, Agile)

UNIT - II

Object Oriented Programming - Introduction to procedural, modular, object-oriented and generic programming techniques, Limitations of procedural programming, objects, classes, data members, methods, data encapsulation, data abstraction and information hiding, inheritance, polymorphism

UNIT - III

CPP Programming: 'cin', 'cout', formatting and I/O manipulators, new and delete operators, Defining a class, data members and methods, 'this' pointer, constructors, destructors, friend function, dynamic memory allocation

UNIT - IV

Overloading and Inheritance: Need of operator overloading, overloading the assignment, overloading using friends, type conversions, single inheritance, base and derived classes, friend classes, types of inheritance, hybrid inheritance, multiple inheritance, virtual base class, polymorphism, virtual functions,

UNIT - V

Templates: Function template and class template, member function templates and template arguments, Exception Handling: syntax for exception handling code: try-catch- throw, Multiple Exceptions.

Learning Resources:

- 1. Michael J. Pont, "Embedded C", Pearson Education, 2nd Edition, 2008
- 2. Randal L. Schwartz, "Learning Perl", O'Reilly Publications, 6th Edition 2011
- A. Michael Berman, "Data structures via C++", Oxford University Press, 2002
 Robert Sedgewick, "Algorithms in C++", Addison Wesley Publishing Company,
- Robert Sedgewick, "Algorithms in C++", Addison Wesley Publishing Company, 1999
- 5. Abraham Silberschatz, Peter B, Greg Gagne, "Operating System Concepts", John Willey & Sons, 2005

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Semiconductor Device Modelling

Professional Elective - I SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE130EC	
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours	

COURSE OBJECTIVES	COURSE OUTCOMES
To familiarize the students with various two and three terminal electronic devices working and use in the design of real time electronic products.	 On completion of the course, students will be able to Apply the qualitative understanding of semiconductor device physics to develop quantitative device models related to the field of electronics. Model the semiconductor homo junctions and characterize the p-n junction diodes. Analyze the metal-semiconductor junctions and model the Metal oxide semiconductor junctions. Interpret and Model the Metal oxide semiconductor field effect transistors.

CO-PO Mapping

	.~PP9				
CO	PO1	PO2	PO3	PO4	PO5
CO1	2		2		
CO2	3		3		
CO3	2		2		
CO4	3		3		
CO5	2		2		

UNIT - I:

Band diagram of silicon, intrinsic and extrinsic carrier concentration, relation between applied voltage and Fermi level, Carrier statistics; Generation-recombination, SRH theory, diffusion length, carrier life time, Continuity equation, Poisson's equation and solution, Boltzmann transport equation, Mobility and diffusivity; variation of mobility with temperature, doping, high filed mobility, low field mobility, Hall mobility/Hall experiment, sheet resistance, drift and diffusion.

UNIT - II:

PN junction diode: band diagrams, electrostatics of a PN junction diode, CV characteristics, IV characteristics, high level injection, low level injection, ac characteristics: admittance of a diode, break down phenomenon in diodes; MS contact, band diagrams, ohmic and non ohmic contacts, thermionic Emission model for current transport and current-voltage (I-V) characteristics.

UNIT - III:

Ideal MOS structure, MOS device in thermal equilibrium, Non-Ideal MOS: work function differences, charges in oxide, band diagram of non-ideal MOS, flat-band voltage, electrostatics of a MOS, calculating various charges across the MOS Capacitor, threshold voltage.

UNIT - IV:

MOSFET as a capacitor (2 terminal device), Three terminal MOSFET, effect on threshold voltage. Drain conductance and transconductance, effect of source bias and body bias on threshold voltage and device operation, Four terminal MOSFET.

UNIT - V:

SOI concept, PD SOI, FD SOI and their characteristics, Multi-gate SOI MOSFETs, FinFETs. Tunnel FETs; Nanowire, Gate all around FET, Cabron Nanotube-FETs; Organic FETs.

Learning Resources:

- Donald A Neamen, Semiconductor Physics and Devices: Basic Principles, McGraw-Hill (1997) ISBN 0-256-24214-3.
- 2. Yannis Tsividis, Operation and Modeling of the MOS transistor, Oxford University Press.
- 3. Nandita Das Guptha, Amitava Das Guptha, Semiconductor Devices Modeling and Technology, Prentice Hall India.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 | Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VLSI Technology

Professional Elective - II

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE140EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES COURSE OUTCOMES 1. Impart a knowledge about VLSI On completion of the course, students Integrated circuits their structures, will be able to evolution and benefits of these 1. Describe evolution and progress of circuits realizing technology, Electronic in complex electronics functions to students. functions and basic device structures on Integrated circuits. 2. Impart knowledge about IC 2. Apply alternate technologies and fabrication technologies and their Process flows for realization of VLSI advancement over time. chips 3. Impart knowledge about the sub Demonstrate Unit processes technologies process that involved in VLSI technology such as involved in IC fabrication and how silicon wafer preparation, epitaxy, they are put together to form oxidation and diffusion, lithography, complete fabrication process. etching, implantation etc. 4. Acquaint the students about clean 4. Specify Other unit processes room environments needed for IC involved in VLSI technology such as fabrication and their importance. deposition, lithography and etching 5. Specify Clean Room environments 5. Impart knowledge about complex needed for VLSI processing and process of VLSI packaging and packaging and testing of the VLSI testing and their advancements.

CO-PO Mapping

	apping				
CO	PO1	PO2	PO3	PO4	PO5
CO1			2		1
CO2			2		1
CO3			2		1
CO4			2		1
CO5			2		1

chips.

UNIT - I

Introduction – Integrated Circuits Review of history of VLSI technology progress–. Electronic Functions – Components – Differences between - Analog and Digital ICs. Basic Devices in ICs – Structures Resistors –

Capacitors – Inductors. Diodes – Bipolar Junction Transistors – Field Effect Transistors. Isolation techniques in MOS and bipolar technologies.

UNIT - II

Monolithic ICs – Silicon as the Base Material and its advantages, various Layers of ICs – Substrate – Active Layer -Oxide/Nitride Layers – Metal/Poly Silicon Layers – Functions of Each of the Layers. Description of Process Flow for Typical Devices viz., FET and BJT.

UNIT - III

Silicon Wafer Preparation – Electronic Grade Silicon – CZ and FZ Methods of Single Crystal Growth – Silicon Shaping – Mechanical Operations, Chemical Operations – Prefabrication Processes.

Epitaxy: Growth Dynamics – Process Steps. Vapour phase, Solid phase and Molecular Beam Epitaxial Processes.

Oxide Growth: Structure of SiO₂, – Oxide Growth by Thermal method.

UNIT - IV

Deposition techniques Chemical Vapour Deposition (CVD) and associated methods like LPCVD and PECVD. PVD thermal evaporation and sputtering. Step coverage issues.

Lithography: Steps involved in Photolithography – Quality of the Pattern – photo resists and their characteristics, steppers, X-ray – Electron Beam Lithography.

Etching: Chemical, Electro Chemical – Plasma (Dry Etching) Reactive Plasma Etching.

UNIT - V

Ion implantation: Range and Penetration Depth – Damage and Annealing. Diffusion: Constant and Infinite Source Diffusions – Diffusion Profiles – Multiple Diffusions and Junction Formations. Packaging: Bonding and Packaging, Testing. Clean rooms and their importance in VLSI technology

Learning Resources:

- 1. S.M. Sze, VLSI Technology, Mc Grawhill International Editions.
- 2. CY Chang and S.M. SZe , VLSI Technology, Tata Mc Graw-Hill Companies Inc.
- 3. J.D. Plummer, M.D. Deal and P.B. Griffin ,The Silicon VLSI Technology Fundamentals, Practice and modeling, Pearson Education 2009
- 4. Stephen A, The Science and Engineering of Microelectronic Fabrication, Campbell Oxford 2001.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Hardware Descriptive Languages

Professional Elective - II SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks: 60	Course Code: PI22PE150EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

Course Objectives			Course Outcomes
To impart knowledg descriptive Languages	e on	Hardware	 On completion of the course, students will be able to Differentiate sequential and concurrent codes. Design combinational logic circuits using HDL. Design sequential logic circuits using HDL. Model Analog circuits using Verilog AMS.

CO-PO Mapping

CO-FO M	apping				
СО	PO1	PO2	PO3	PO4	PO5
CO1			2	2	1
CO2			2	2	1
CO3			2	2	1
CO4			2	2	1

UNIT-I

Introduction: About VHDL, Design Flows & EDA Tools, Code Structure, Data types, Operators and Attributes: Operators, Attributes, User-Defined Attributes, Operator overloading

UNIT - II

Concurrent Code: Concurrent versus Sequential, Using Operators, WHEN, Generate and Block, Sequential Code: Process, Signals and Variables, IF, WAIT, CASE, Using Sequential, Code To Design Combinational Circuits

UNIT - III

State Machines: Introduction, Design Style #1, Design Style #2 (Stored Output), Encoding Style: From Binary to One Hot

UNIT - IV

Introduction to Verilog-AMS: Verilog Family of Languages, Mixed Signal Simulators,

UNIT-V

Applications of Verilog-AMS, Analog Modeling. Language Reference: Basics, Data Types, Signals, Expressions, Analog Behavior

Learning Resources:

- Volnei A. Pedroni, Circuit Design and Simulation with VHDL, 2nd Edition, MIT Press, 2010.
- Kenneth S Kundert, Olaf Zinke, Designers Guide to Verilog AMS, Springer, 2004

The break-up of CIE: Internal Tests + Assignments + Quizzes

- 1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30
- 2. No. of Assignments : 3 Max. Marks for each Assignment : 5
- 3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Design and Verification using System Verilog

Professional Elective - II

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE160EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

	COURSE ORIESTIVES	COURCE OUTCOMES
	COURSE OBJECTIVES	COURSE OUTCOMES
1	Students will build a layered test	On completion of the course, students will be
	bench and simulate a simple ligic	able to
	block	1 Identify the need for a test bench and specify
2	They will learn the important	the formal verification techniques (PO2)
	features of System Verilig	2 Implement simulation based verification of a
3	They will develop a test bench using	given system (PO2)
	object oriented concepts for	3 Implement a formal test bench using object
	veryfying a digital system	oriented concepts for veryfying a digital
4	They will understand the limitations	system. (PO3)
	of Randomization of functions and	4 Model hardware interfaces with concurrency
	implement random device	constructs. (PO3)
	configuration	5 CO5 Investigate the interface between the
5	They will connect the test bench	test bench and the design of a given system
	and design of a given system	using IEEE1800 Verilog assertions.(PO4)

CO-PO Mapping

CO	PO1	PO2	PO3	PO4	PO5
CO1			2	2	1
CO2			2	2	1
CO3			2	2	1
CO4			2	2	1
CO5			2	2	1

UNIT - I

Verification Methodologies: The Verification Process, The Verification Plan, The Verification Methodology Manual, Basic Testbench Functionality, Directed Testing, Methodology Basics, Constrained-Random Stimulus, What Should You Randomize, Functional Coverage, Testbench Components, Layered Testbench, Building a Layered Testbench, Simulation Environment Phases, Maximum Code Reuse, Testbench Performance, Conclusion.

UNIT - II

Fundamentals of System Verilog: DATA TYPES, Built-in Data Types, Fixed-Size Arrays, Dynamic Arrays, Queues, Associative Arrays, Linked Lists, Array Methods, Choosing a Storage Type, Creating New Types with

typedef, Creating User-Defined Structures, Enumerated Types, Constants, Strings, Expression Width, Net Types, Conclusion, PROCEDURAL STATEMENTS AND ROUTINES, Introduction Procedural Statements, Tasks, Functions, and Void Functions, Task and Function Overview, Routine Arguments, Returning from a Routine, Local Data Storage, Time Values.

UNIT - III

Object Oriented Concepts for verification: Think of Nouns, not Verbs, Your First Class, Where to Define a Class, OOP Terminology, Creating New Objects, Object Deallocation, Using Objects, Static Variables vs. Global Variables, Class Routines, Defining Routines Outside of the Class, Scoping Rules, Using One Class Inside Another, Understanding Dynamic Objects, Copying Objects, Public vs. Private, Straying Off Course, Building a Testbench.

UNIT - IV

RANDOMIZATION Techniques for Verification: What to Randomize, Randomization in SystemVerilog, Constraint Details, Solution Probabilities, Controlling Multiple Constraint Blocks, Valid Constraints, In-line Constraints, The pre_randomize and post_randomize Functions, Constraints Tips and Techniques, Common Randomization Problems, Iterative and Array Constraints, Atomic Stimulus Generation vs. Scenario Generation, Random Control, Random Generators, Random Device Configuration.

UNIT - V

CONNECTING THE TESTBENCH AND DESIGN: Separating the Testbench and Design, The Interface Construct, Stimulus Timing, Interface Driving and Sampling, Connecting It All Together, Top-Level Scope, Program – Module Interactions, SystemVerilog Assertions, The Four-Port ATM Router.

Learning Resources:

1. CHRIS SPEAR Synopsys, Inc. "SYSTEMVERILOG FOR VERIFICATION A Guide to Learning the Testbench Language Features" Springer.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF HUMANITIES AND SOCIAL SCIENCES

Skill Development Course-I: Communication Skills in English

SYLLABUS FOR M.E. - I SEMESTER

L:T:P (Hrs./week): 1:0:0	SEE Marks: 40	Course Code: PI22HS110EH
Credits: 1	CIE Marks: 30	Duration of SEE: 2 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
The course will enable the learners to: 1. Get students proficient in both	At the end of the course the learners will be able to:
receptive and productive skills especially virtual. 2. Enable students to understand the importance and method of exchanging information in a formal	Introduce themselves effectively and converse in a formal environment especially in the online space. Write emails with appropriate.
exchanging information in a formal space-both written and spoken.	2. Write emails with appropriate structure and content.
3. Introduce students to an ideal structure for a presentation and discussion-individually and in groups.	3. Use appropriate structure based on the content employing appropriate transitions in written and spoken communication.
4. Develop and improve reading skills needed for college work and reproduce the content based on the situational need.	4. Paraphrase content and write an effective summary.

UNIT – I: Remedial English: Delightful Descriptions:

Describing Past, Present and Future Events.

COLLEGE OR LECTIVES

UNIT - II: Developing Conversational Skills

Exchange of pleasantries, Exchange facts and opinions, Using relevant vocabulary.

UNIT - III: Contextual Conversations:

Ask for Information, Give Information, Convey bad news, show appreciation

UNIT - IV: Business English: Professional Communication:

Concise Cogent Communication, Active Listening, Interact, Interpret and Respond. Expositions and Discussions: Organization, Key Points, Differing Opinions, Logical conclusions. Effective Writing Skills: Structure, Rough Draft, Improvisations and Final Draft for Emails, paragraphs and Essays. High Impact Presentations: Structure, Content, Review, Delivery.

UNIT - V: Industry Orientation and Interview Preparation Interview Preparation

Fundamental Principles of Interviewing, Resume Preparation, Types of Interviews, General Preparations for an Interview. Corporate Survival skills: Personal accountability, Goal Setting, Business Etiquette, Team Work.

METHODOLOGY

- Case studies

- Demonstration
- Presentations
- Expert lectures
- Writing and Audio-visual lessons

ASSESSMENT

- Online assignments
- Individual and Group

Learning Resources:

- 1. Business Communication, by Hory Shankar Mukerjee, Oxford/2013
- Managing Soft Skills for Personality Development by B.N.Gosh, Tata McGraw-Hill/ 2012
- 3. Personality Development & Soft Skills by Barun K Mitra, Oxford/2011
- Nurphy, Herta A., Hildebrandt, Herbert W., & Thomas, Jane P., (2008) "Effective Business Communication", Seventh Edition, Tata McGraw Hill, New Delhi.
- 5. Locker, Kitty O., Kaczmarek, Stephen Kyo, (2007), "Business Communication Building Critical Skills", Tata McGraw Hill, New Delhi.
- 6. Lesikar, Raymond V., &Flatley, Marie E., (2005)"Basic Business communication Skills for Empowering the Internet Generation", Tenth Edition, Tata McGraw Hill, New Delhi.
- 7. Raman M., & Singh, P., (2006) "Business Communication", Oxford University Press, New Delhi.

Journals / Magazines:

- 1. Journal of Business Communication, Sage publications
- 2. Management Education, Mumbai

Websites:

www.mindtools.com, www.bcr.com

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 20

2. No. of Assignments : 2 Max. Marks for each Assignment : 5

3. No. of Quizzes : 2 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Skill Development Course-II: Technical Skills – I Digital System Design using Xilinx Vivado Tools

SYLLABUS FOR M.E. - I SEMESTER

L:T:P (Hrs./week) : 2:0:0	SEE Marks: 60	Course Code: PI22PE170EC
Credits: 2	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
Use Vivado to create complex HDL design and their implementation using FPGA.	 On completion of the course the students will be able to: Understand the fundamentals of the Vivado Design Flow and FPGA Design Flow. Design & implement High speed Adders. Analyze the sequential circuits in terms of clock requirements. Synthesize, Implement a design
	and download to the FPGA.Use Virtual IO for the verification of designs.

со-ро м	apping				
CO	PO1	PO2	PO3	PO4	PO5
CO1	2		2	2	2
CO2	2	2	2		2
CO3	2	2	2	3	2
CO4	2	2	2		2
CO5	2	2	2	3	2

UNIT - I: Vivado Design Flow

Introduction to FPGA Design flow, Digital circuits design using Xilinx Vivado Design suit, Writing test benches for design verification.

UNIT - II : Combinational Circuit Design

Design and verify High Speed adders. Carry skip adder, Carry select adder & Carry look ahead adder, Performance analysis of timing, Power & area. Performance analysis of High Speed adders.

UNIT - III : Sequential Circuit Design

Clock sources and clock requirement analysis for designing sequential circuits, Design and FPGA implementation of synchronous counters, Behavior modeling and verification of the dual port RAM.

UNIT - IV: FPGA Implementation

Design and verification of traffic light controller, FPGA Implementation of combinational circuits, FPGA Implementation of sequential circuits.

UNIT – V : Hardware Debugging using VIO

Virtual Input Output (VIO) techniques, IP integration and debugging using VIO (virtual I/O)

Learning Resources:

- 1. Morris Mano M. and Michael D. Ciletti, "Digital Design. With an Introduction to Verilog HDL", 5th edition, Pearson 2013.
- 2. Samir palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis, "Second edition, Pearson 2008.
- 3. https://reference.digilentinc.com/reference/programmable-logic/zedboard/reference-manual
- 4. https://usermanual.wiki/Pdf/ZedBoard20Users20Guide.1528655017/html#pf17

The	he break-up of CIE: Internal Tests + Assignments + Quizzes					
1.	No. of Internal Tests	:	1	Max. Marks for each Internal Test	:	40
2.	No. of Assignments	:	-	Max. Marks for each Assignment	:	-
3.	No. of Quizzes	:	-	Max. Marks for each Quiz Test	:	-

DEPARTMENT OF HUMANITIES AND SOCIAL SCIENCES

English for Research Paper Writing

Audit Course - I
SYLLABUS FOR M.F. - I SEMESTER

L:T:P (Hrs./week) : 2:0:0	SEE Marks: 60	Course Code:PI22AC110EH
Credits : -	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
The course will enable the learners to: 1. Understand, how to improve writing skills and level of readability 2. Learn about what to write in each	At the end of the course the learners will be able to: 1. write research papers 2. write citations as per the MLA style
section.3. Understand the skills needed when writing a Title.4. Ensure the good quality of paper at very first-time submission	sheet and APA formatwrite concisely and clearly following the rules of simple grammar, diction and coherence.

UNIT-I:

Planning and Preparation, Word Order, Breaking up long sentences. Structuring Paragraphs and Sentences, Being concise and Removing Redundancy, Avoiding Ambiguity and Vagueness.

UNIT-II:

Clarifying Who Did What, Highlighting your Findings, Hedging and Criticizing, Paraphrasing and Plagiarism, Sections of a Paper, Abstracts, Introduction

UNIT-III:

Review of the Literature, Methods, Results, Discussion, Conclusions, The Final Check.

UNIT-IV:

Key skills are needed when writing a Title, key skills are needed when writing an Abstract, key skills are needed when writing an Introduction, skills needed when writing a Review of the Literature, useful phrases, how to ensure paper is as good as it could possibly be the first-time submission.

UNIT-V:

Skills are needed when writing the Methods, skills needed when writing the Results, skills are needed when writing the Discussion, skills are needed when writing the Conclusions.

METHODOLOGY

- Case Studies
- Demonstration
- Presentations
- Expert lectures
- Writing and Audio-visual lessons

ASSESSMENTS

- Online Assignments
- Individual and Group

Learning Resources:

learn.talentsprint.com

- Goldbort R (2006) Writing for Science, Yale University Press (available on Google Books).
- Day R (2006) How to Write and Publish a Scientific Paper, Cambridge University Press.
- 3. Highman N (1998), Handbook of Writing for the Mathematical Sciences, SIAM Highman's book.
- 4. Adrian Wallwork, English for Writing Research Papers, Springer New York Dordrecht Heidelberg London, 2011.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Embedded Systems Laboratory

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 0:0:3	SEE Marks : -	Course Code: PI22PC111EC
Credits: 1.5	CIE Marks: 50	Duration of SEE : -

	COURSE OBJECTIVES	COURSE OUTCOMES
1.	Compare different cross compilers and install Keil v5 µVision IDE in x86 Windows & above or Linux 2.6	On completion of the course, students will be able to 1. Implement embedded C constructs
2.	above host. Develop programming constructs in	to configure built-in registers of C51 target.
	embedded C for C51 targets to configure built-in peripherals.	2. Demonstrate the hardware emulation of the design on Proteus
3.	Simulate actual hardware environment by designing hardware	7.x IDE. 3. Design & Implement off-chip OS-
4.	•	less device drivers for C51 in Keil v5 µVision IDE
5.	chip I/O & memories with C51 MCU. Adopt debugging policies for validating the designed firmware.	4. Demonstrate efficient Interrupt Service Routine coding principles in C/C++.
	-	5. Analyze & suggest debugging methods for any given specifications with C51 target.

CO-PO Mapping

CO-FO	iappilig				
CO	PO1	PO2	PO3	PO4	PO5
CO1	2	2	2	3	1
CO2	3	1	2	3	1
CO3	3	3	3	3	2
CO4	3	3	3	3	2
CO5	3	3	3	3	2

List of Experiments using Embedded C/Embedded C++:

- To toggle LEDs connected to GPIOs of AT89S52 with some intentional Delay.
- 2. To design & implement 4x3 matrix Keypad Device Driver for ASCII mapping.
- 3. To design & implement 2x16 LCD Device Driver for displaying below text:

Line-1: "Welcome@ESD Lab!"

Line-2: "Enter to Proceed"

- 4. To Configure Timer0 and Timer1 for intended delay without interrupts.
- 5. To design & demonstrate the UART drivers for data transmission and data reception at 9600bps full duplex baud.
- 6. To design & implement the concept of writing Interrupt Service Routine (ISR) for external interrupt INTO, INT1.
- 7. To design & implement the concept of mixing of external ISRs with Internal ISRs and understanding the ISR handling process.
- 8. To design & implement LED Seven Segment driver with adjustable delay.
- 9. To design & implement User Centric template Menu designs in Embedded C
- 10. To design and implement embedded C/C++ constructs for programming LPC2148 ARM powered MCU.
- 11. Mini project based on C51 or LPC2148 target and its execution.

New / Additional experiments planned:

- 1. Develop a Timer0 Driver in Assembly or in Embedded C to configure in interrupt mode to generate 2ms, 3ms and 5ms delays
- Design a AT89S52 based Embedded System to Configure the / INT0 & / INT1 for Configuring the edge-triggered interrupt and simulate the circuit for counting the number of visitors.

Suggested tools for use:

1. Hardware Target CPU – AT89S52; LPC2148 (ARM7 TDMI-S)

2. Embedded Software Development – Keil μVision5 IDE

3. Embedded Debugger – Keil μVision5 Debugger

. Hardware Simulator – Proteus

The break-up of CIE:

1. No. of Internal Test : 1

2. Max. Marks for each internal tests : 12

3. Marks for assessment for day to day evaluation : 18

Duration of Internal Test: 3 Hours

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Design and Simulation Laboratory - I

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 0:0:3	SEE Marks : -	Course Code: PI22PC121EC
Credits: 1.5	CIE Marks: 50	Duration of SEE : -

Course Objectives	Course Outcomes
To demonstrate computer aided design	On completion of the course,
tools for the modeling, design, analysis,	students will be able to
test and verification of digital and	1. Develop HDL code for combinational
analog integrated circuits or systems.	and sequential logic circuits in
	various level of abstraction.
	2. Synthesize and verify the digital logic
	circuits on FPGA
	3. verify the designs using system
	Verilog.
	4. Simulate the characteristics of
	inverter under process variations.
	5. Design and simulate current mirror
	and amplifiers.

CO-PO Mapping

CO-PO I	iappilig				
СО	PO1	PO2	PO3	PO4	PO5
CO1	3	-	3	3	-
CO2	3	-	3	3	-
CO3	3	-	3	3	-
CO4	3	-	3	3	-
CO5	3	-	3	3	_

Part A

- 1. Design and simulate ALU/Counter using HDL.
- 2. ASIC Synthesis of ALU/ Counter and find its performance parameters
- 3. Design a traffic signal controller using finite state machine and implement it on FPGA.
- 4. Verify test bench of adder using System Verilog.
- 5. Verify test bench of ALU/ Counter using system Verilog.
- 6. Insert clock gating for power optimization in ALU/Counter.

PART B

7. Design and Simulation of Symmetrical CMOS inverter and evaluate its performance.

- 8. Design and simulate a 6-T SRAM cell and find its parameters.
- 9. Design and simulation of 2 current sources from a reference current source by mirroring and plotting their behaviour.
- 10. Simulate a single stage MOS amplifier with two different loads and compare their performance.
- 11. Simulate a differential amplifier with PMOS/ NMOS as input transistors and compare performance.
- 12. Design and simulate a general purpose CMOS OPAMP.

New / Additional experiments planned:

- 1. Design and simulate the negative feedback amplifier.
- 2. Design and simulate the timer using HDL

Note: Minimum of ten experiments are to be conducted.

The break-up of CIE:

- 1. No. of Internal Test : 1
- 2. Max. Marks for each internal tests : 12
- 3. Marks for assessment for day to day evaluation : 18

Duration of Internal Test: 3 Hours

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Seminar

SYLLABUS FOR M.E. ECE (ES&VLSID) - I SEMESTER

L:T:P (Hrs./week): 0:0:2	SEE Marks : -	Course Code: PI22PC138EC
Credits: 1	CIE Marks: 50	Duration of SEE : -

COURSE OBJECTIVES	COURSE OUTCOMES
Prepare the student for a systematic and independent study of the state of the art topics in a broad area of his / her specialization.	On completion of the course, students will be able to 1. Selection of a suitable topic / problem for investigation and presentation. 2. Carryout literature survey and prepare the presentation. 3. Formulating the problem, identify tools and techniques for solving the problems. 4. Clear communication and presentation of the seminar topic. 5. Apply ethical principles in preparation of seminar report.

CO-PO Mapping					
CO	PO1	PO2	PO3	PO4	PO5
CO1	1	2	1	1	1
CO2	1	2	1	1	1
CO3	1	2	1	1	1
CO4	1	2	1	1	1
CO5	1	2	1	1	1

Oral presentation and technical report writing are two important aspect of engineering education. The objective of the seminar is to prepare the student for a systematic and independent study of the state of the art topics in the advanced fields of Embedded Systems, VLSI Design and related topics.

Seminar topics may be chosen by the students with advice from the faculty members. Students are to be exposed to the following aspects for a seminar presentation.

- Literature survey
- Organization of the material
- Presentation of OHP slides / LCD presentation
- Technical writing

Each student required to:

- 1. Submit a one page synopsis before the seminar talk for display on the notice board.
- 2. Give a 20 minutes time for presentation following by a 10 minutes discussion.
- 3. Submit a detailed technical report on the seminar topic with list of references and slides used.

Seminars are to be scheduled from the 3rd week to the last week of the semester and any change in schedule shall not be entertained.

For award of sessional marks, students are to be judged by at least two faculty members on the basis of an oral and technical report preparation as well as their involvement in the discussions.

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) DEPARTMENT OF ELECTRONICS AND COMMUNICATIONS ENGINEERING

SCHEME OF INSTRUCTION AND EXAMINATION FOR

M.E - ECE (ES&VLSID) EMBEDDED SYSTEMS AND VLSI DESIGN

II-SEMESTER under CBCS Scheme for 2022-23 (R-22)

	M.E - ECE (ES&VLSID) II-Semester								
		Scheme of Instruction			Sche	me of Exa	mination		
Course Code		Name of the Course		Hours per Week			Maximum Marks		Credits
S			L	Т	P/D	in Hrs	SEE	CIE	Cre
		THEORY							
1	PI22PC210EC	PC - IV : Embedded Real Time Operating Systems	3	-	ı	3	60	40	3
2	PI22PC220EC	PC - V : Mixed Signal IC Design	3	-	-	3	60	40	3
3	PI22PC230EC	PC - VI : VLSI Physical Design	3	-	-	3	60	40	3
4	PI22PE2X0EC	Professional Elective - III	3	-	-	3	60	40	3
5	PI22OE2XXXX	Open Elective	3	-	-	3	60	40	3
6	PI22HS210EH	Skill Development Course -III: Aptitude	1	-	ı	2	40	30	1
7	PI22PE240EC	Skill Development Course -IV: Technical Skills-II	2	-	-	3	60	40	2
8	PI22PC240ME	Research Methodology and IPR	2	-	ı	3	60	40	2
9	PI22AC210EH	AC - II : Pedagogy Studies	2	-	ı	3	60	40	-
	1	LABORATORY							
10	PI22PC211EC	Embedded System Applications Laboratory	-	-	3	-	-	50	1.5
11	PI22PC221EC	Design and Simulation Laboratory - II	-	-	3	-	-	50	1.5
12	12 PI22PW219EC Mini Project		-	-	2	-	-	50	1
Total 22 - 8						520	500	24	
	Grand Total 30 1020								
		e allocated for : Library/ Mentor-Mentee Interaction / FC /							
Not	e: Every student s	should acquire one online course certification equivalent to	2 Credit	ts weigl	ntage du	ıring I to II	II Semest	er	

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Embedded Real Time Operating Systems

Professional Core - IV

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PC210EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

	COURSE OBJECTIVES	COURSE OUTCOMES
1.	Justify the need of Real Time	On completion of the course, students
	Operating System for Embedded	will be able to
	Product.	1. Differentiate OS, RTOS and classify
2.	Discuss RTOS scheduling policies to	Real-Time kernels.
	meet the deadlines along with	2. Demonstrate the use of different
	different inter-process	scheduling algorithms to estimate
	communication resources.	the deadline and propose different
3.	Analyze Linux kernel architecture	inter-task-communication models
	with process & thread related APIs.	opted in RTOS.
4.	Categorize device drivers in Linux	3. Describe Linux kernel architecture
	with corresponding shell commands.	and process management.
5.	Develop system integration with	4. Differentiate Linux user space
	RTOS & acquire debugging	processes and kernel space threads;
	techniques.	and, implement device drivers using
		Shell APIs.
		5. Suggest debugging methods to be
		opted for RTOS based designs.

CO-PO Manning

	iabbiiia				
CO	PO1	PO2	PO3	PO4	PO5
CO1	2	2	3	2	2
CO2	3	3	3	2	2
CO3	2	3	2	2	2
CO4	2	3	2	2	2
CO5	2	3	3	2	2

UNIT – I

Concept of Embedded Operating Systems, Differences between Traditional OS and RTOS; Architecture of RTOS, Kernels – classifications, importance of scheduler in OS: objectives and functions; Hard versus Soft Real-time systems – examples, Jobs & Processes, timing constraints. Pre-emptive Vs Non pre-emptive kernels

UNIT - II

Task Priorities, Scheduling, Inter task Communication & Synchronization – Definition of Context Switching, Foreground ISRs and Background Tasks. Critical Section: Re-entrant Functions, Inter Process Communication (IPC) – IPC through Semaphores, Mutex, Mailboxes, Message Queues or Pipes and Event Flags.

Scheduling Algorithms – RMS, Preemptive EDF scheduling – principle, comparisons.

UNIT - III

Linux Kernel 2.x architecture – File system, Concepts of Process – creation, Process Control Block (PCB); process Vs thread; Concurrent Execution. Process Management in Linux – forks Vs Vfork; process state transitions, zombie state, Memory Management Algorithms.

UNIT - IV

Device Drivers – Definition; advantages of Modules; kernel space Vs user space; Concurrency and Race Conditions; classification of device drivers – character drivers, block drivers and net drivers; shell commands for drivers; IOCTLS and Tasklets

UNIT - V

Communicating with Hardware; Interrupt Handling. Debugging Techniques. Comparison of Linux 2.4 Vs 2.6 & 3.x with RT Linux concepts and porting on hardware. Case study of RTOS-RT Linux porting on LPC2148.

Learning Resources:

- Jean J. Labrosse, "Embedded Systems Building Blocks: Complete and Readyto-Use Modules in C", CMP Publishers Jan 1999.
- 2. Robert Love, "Linux Kernel Development" (3rd Edition), Novell Press 2010.
- 3. Jane W.S.Liu, Real Time Systems, Pearson Education, Asia, 2001.
- 4. Jonathan Corbet, Alessandro Rubini, Greg Kroah-Hartman, "Linux Device Drivers", 3rd Edition,O'Reilly Media Publishers
- 5. Real Time Systems, C.M. Krishna and G. Shin, McGraw-Hill Companies Inc., McGraw Hill International Editions, 1997.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Mixed Signal IC Design

Professional Core - V SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks: 60	Course Code: PI22PC220EC	
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours	

	COURSE OBJECTIVE	ES	COURSE OUTCOMES
2.	Student should distinguish between features of mixed circuits and other circuits Students would be taug to arrive at a given signal circuit starting frospecifications.	ht how mixed	 On completion of the course, students will be able to This course would generate a class of analog / mixed signal circuit designers They would be able to address problems faced in the realization of systems using mixed signal circuits. Produces a class of students who would be able to analyze a situation in the area of mixed signal circuits like switched capacitor circuits, data converters etc, starting from fundamentals.

CO-PO Mapping

CO-FO I	iappilig				
СО	PO1	PO2	PO3	PO4	PO5
CO1	3	-	3	-	-
CO2	3	-	3	-	-
CO3	3	-	3	-	-
CO4	3	-	3	-	-
CO5	3	-	3	-	-

UNIT - I

Introduction: concepts involved in mixed signal circuits – Problems of covering both the types of circuits on the same substrate, Switched Capacitor Circuits (SCR) – switched capacitor resistor analysis of current and voltage waveforms – S.C.RS in series and parallel – Power dissipation in SCRFET switches charge in injection and clock feed though effects – limitations of SCRs. Applications of SCR for (i) filters (ii) amplifiers / buffers, Integrators, Voltage multipliers, peak detectors, modulators etc.

UNIT - II

Comparators: Basic architecture of a comparator specifications of a comparator op amp based comparator — limitations — modified comparators for improving performance Latched comparators for high speed applications Bi-polar comparators — BiCMOS comparators.

Sample and hold circuits — specifications MOS sample and hold circuits — S/H circuits with transmission gates — high input impedance S/H circuit —

S/H circuits with improved slewing – Diode bridge based S/H circuits advantages and disadvantages of bridge based S/H circuits.

UNIT - III

Data converters, architecture: ideal A/D and D/A converters – Nyquist rate and, philosophy and architectures of Nyquist rate D/A and A/D converters – Nyquist rate D/A converters: Decoder based converters, binary scaled converters, thermometric code converters, hybrid converters. Nyquist rate A/D converter: Integrating converters, successive approximation converters, Flash or parallel converters two step A/D converter, Cyclic A/D converter, pipe lined A/D converter – VCO based A/D converter.

UNIT-IV

Over sampled D/A converters - philosophy and architectures of over sampled converters, Architectures of over sampled A/D converter–1 bit A/D and D/A converters, Σ - Δ modulator, noise shaping and noise shaped A/D converter idle tones and dithering–system level description of over sampled A/D and D/A converters

UNIT - V

Phase locked loop: What is phase locked loop and its importance in communication and instrumentation electronics—Basic architecture of a PLL-Analog PLL-Digital PLL-Locking limitations—Dynamics of PLL-lock range—Capture range—phase—frequency locked loop-charge pump based PLL-components of PLLs, frequency locked loop—Delay locked loop—applications of PLLs.

Learning Resources:

- Paul.R. Gray & Robert G. Mayor, Analysis and Design of Analog Integrated Circuits, John Wiley & sons. 2004.
- David Johns, Ken Martin, Analog Integrated Circuit Design, John Wiley & sons. 2004
- Behzad Razavi, Design of Analog CMOS Integrated Circuits, Tata Mc Grah Hill. 2002.
- 4. Jacob Baker.R.et.al., CMOS Circuit Design, IEEE Press, Prentice Hall, India, 2000.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VLSI Physical Design

Professional Core - VI SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0 SEE Marks : 60 Course Code: **PI22PC230EC**Credits : 3 CIE Marks : 40 Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. To understand the structures of different components of VLSI design.	On completion of the course, students will be able to 1. Design the structures of different
2. To draw stick and layout diagrams of circuits.	components of VLSI design. 2. Apply the basic concepts of
3. To acquire the knowledge of cell based designs.	physical design to layouts and stick diagrams.
	3. Apply Design rules for layouts of circuits.
	4. Design hierarchical circuit Layouts using cell concepts.
	5. Analyze the basic algorithms which are involved in the process of
	physical design automation.

CO-PO Mapping

	iappilig				
CO	PO1	PO2	PO3	PO4	PO5
CO1				2	
CO2				2	
CO3			1	3	
CO4				3	
CO5	1			2	

UNIT - I

VLSI Design cycles and new trends in Design cycles, physical design cycles and new trends in physical design cycles, Components of VLSI, Various layers of VLSI, Typical structures of BJTS, MOSFETS, Resistors, capacitors, inductors ,Brief review of technology , cost and performance analysis.(Reference 1)

UNIT - II

Basic concepts of Physical Design - layout of basic structures – wells, FET, BJT, resistors, capacitors, contacts, vias and wires (Interconnects),

physical design of logic gates – NOT, NAND and NOR. Mask overlays for different structures. Parasitics – latch up and its prevention. Device matching and common centroid techniques for analog circuits(Reference 1 and 3)

UNIT - III

Design rules – fabrication errors, alignment sequence and alignment inaccuracies, process variations and process deltas, drawn and actual dimensions and their effect on design rules— scalable design rules. Scalable CMOS (SCMOS) design rules, layout design, and stick diagrams, Hierarchical stick diagrams. (Reference 4)

UNIT - IV

Cell concepts – cell based layout design – Wein-berger image array — design hierarchies. System level physical design- large scale physical design , interconnect delay modeling, cross talk, floor planning, routing and clock distribution.(Reference1 and 3)

UNIT - V

Factors, Complexity Issues and NP-hard Problems, Basic Algorithms (Graph and Computational Geometry): Basic terminology,graph search algorithms, spanning tree algorithms, shortest path algorithms, matching algorithms, min-cut and max-cut algorithms, Steiner tree algorithms. (Referene 1 and 2)

Learning Resources:

- 1. Algorithms for VLSI Physical Design automation, Naveed Sherwani.3rd edition Kluwer academic publishers
- 2. Algorithms for VLSI Design automation, Sabith H.Gerez ,John Wiley & sons, Inc.
- John P. Uyemura, Introduction to VLSI Circuits and Systems, John Wiley & sons, Inc.
- 4. Modern VLSI Design (System on Chip), Woyne Wolf, Pearson Education, 2002.
- 5. R. Jacob Baker; Harry W.Li., David E. Boyce, CMOS Circuit Design, Layout and Simulation, IEEE Press, Prentice Hall of India.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Low Power VLSI Design

Professional Elective - IV SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE310EC	
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours	

COURSE OBJECTIVES	COURSE OUTCOMES
1. Study different abstraction levels	On completion of the course, students will be able to
in VLSI Design and the impact of	1. Distinguish the impact of various power reduction
power reduction methods at	techniques at different levels of VLSI Design
higher levels	2. Identify the sources of power dissipation and apply
2. Apply leakage control mechanisms	leakage control techniques to reduce static power
to reduce static power	consumption in CMOS circuits
consumption in DSM VLSI regime	3. Apply technology independent and technology-
3. Apply technology independent and	dependent techniques for Dynamic power
technology-dependent techniques	reduction in CMOS circuits
for Dynamic power reduction in	4. Analyze different power reduction techniques for
CMOS circuits	VLSI systems at Design time, Run-time and Stand-
4. Study and apply various software	by modes
power estimation and optimization	5. Employ software power estimation and
techniques for low power VLSI	optimization methods for low power VLSI system
system design	design
5. Apply low power circuit and	6. Apply low power circuit and architectural
architectural techniques for	techniques such as capacitance reduction, gated
reducing power consumption in	clocking, VDD and Vth scaling, DVS etc in digital
SRAM designs	systems and SRAM designs

CO-PO Mapping

	· · · · · · · · · · · · · · · · · · ·				
CO	PO1	PO2	PO3	PO4	PO5
CO1			2		1
CO2			2		1
CO3			2		1
CO4			2		1
CO5			2		1

UNIT - I

Introduction to Low Power design: Why worry about power – at global and SOC levels, Emerging zero-power applications (WSN), 20 nm scenario, Design-productivity challenge, Impact of implementation choices, Motivation for LPD, Basic VLSI Design Flow, Optimization examples at various levels (System, Subsystem, RTL, Gate, Circuit and Device levels)

Sources of power dissipation, MOS transistor leakage components, Static Power dissipation, Active Power dissipation, Circuit Techniques for Low Power Design – Standby leakage control using transistor stacks, Multiple V_{TH} and dynamic V_{TH} techniques, Supply voltage scaling technique (Ref-1)

UNIT - II

Power Optimization Techniques – I: Dynamic Power Reduction Approaches, Circuit Parallelization, Voltage Scaling Based Circuit Techniques, Circuit Technology – Independent Power Reduction, Circuit Technology Dependent Power Reduction; Leakage Power Reduction – Leakage Components, Design Time Reduction Techniques, Run-time Stand-by Reduction Techniques, Run-time Active Reduction Techniques Reduction in Cache Memories (Ref-2)

UNIT - III

Power Optimization Techniques – II: Energy Recovery Circuit Design, Adiabatic – Charging Principle and its implementation issues (Ref-2) Software Design for Low Power: Sources of Software Power Dissipation, Software Power Estimation, Software Power Optimizations, Automated Low-Power Code Generation, Co-design for Low Power (Ref-3)

UNIT - IV

Low Voltage Low Power Static Random Access memories: Basics, Race between 6T and 4T memory cells, LVLP SRAM Cell designs- Shared bit-line SRAM cell configuration, Power efficient 7T SRAM cell with current mode read and write, Loadless CMOS 4T SRAM cell, The 1T SRAM cell, Pre-charge and Equalization Circuit, Dynamic and static decoders, Voltage Sense amplifier, Output Latch, Low Power SRAM Techniques: Sources of SRAM Power, Low Power Circuit techniques such as capacitance reduction, Leakage current reduction (Ref-1)

UNIT - V

Large LP VLSI System design and Applications: Architecture-driven Voltage Scaling, Power optimization using operation reduction and operation substitution, Pre-computation based optimization, Multiple and Dynamic supply voltage design, Choice of supply voltages, Varying the clock speed, varying the V_{DD} of RAM structures, Gated Clocking. Leakage current reduction in medical devices (Ref-1)

Learning Resources:

- 1. Kiat-Seng Yeo and Kaushik Roy, "Low-Voltage, Low-Power VLSI Subsystems, Tata McGrawhill Edition, 2005. (Units I, IV and V)
- 2. Christian Piguet, "Low Power CMOS Circuits Technology, Logic Design and CAD Tools", 1st Indian Reprint, CRC Press, 2010.(Units II and III)
- 3. Kaushik Roy and Sharat Prasad, "Low-Power CMOS VLSI Circuit Design", Wiley Pub., 2000 (Unit III)
- 4. Dimitrios Soudris, Christian Piguet and Coastas Goutis, "Designing CMOS Circuits for Low Power", Kluwer Academic Pub, 2002 (Topics beyond Syllabus)
- 5. J. Rabaey, Low Power Design Essentials, 1st Edition, Springer Publications, 2010 (for seminars and assignments)

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Hardware-Software Co-design

Professional Elective - III
SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks: 60	Course Code: PI22PE220EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
To understand architectures, co-design methodology and design	On completion of the course, students will be able to 1. Identify the need for co-design 2. Model data flow and implement the
	same through software and hardware 3. Construct data flow and control flow graphs 4. Design data flow model for a FSM 5. Design an SoC for given application

UNIT -I

Co- Design Issues: Co- Design Models, Architectures, Languages, A Generic Co-design Methodology. Co- Synthesis Algorithms: Hardware software synthesis algorithms: hardware – software partitioning distributed system co-synthesis.

UNIT -II

Prototyping and Emulation: Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure.

Target Architectures: Architecture Specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

UNIT-III

Compilation Techniques and Tools for Embedded Processor Architectures: Modern embedded architectures, embedded software development needs, compilation technologies, practical consideration in a compiler development environment.

UNIT-IV

Design Specification and Verification: Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification

UNIT -V

Languages for System – Level Specification and Design-I: System – level specification, design representation for system level synthesis, system level

specification languages, Languages for System – Level Specification and Design-II: Heterogeneous specifications and multi language co-simulation, the cosyma system and lycos system.

Learning Resources:

- 1. Hardware / Software Co- Design Principles and Practice Jorgen Staunstrup, Wayne Wolf –2009, Springer.
- 2. Hardware / Software Co- Design Giovanni De Micheli, Mariagiovanna Sami, 2002, Kluwer Academic Publishers.
- 3. A Practical Introduction to Hardware/Software Co-design -Patrick R. Schaumont 2010 Springer

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

CPLD & FPGA Architectures and Applications

Professional Elective - III

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE230EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

	COURSE OBJECTIVES	COURSE OUTCOMES
1.	To provide knowledge on the fundamental concepts, architectures, programming	On completion of the course, students will be able to 1. Demonstrate the fundamental concepts and
	methods and applications of Programmable Logic Devices (PLDs).	applications of different Simple Programmable Logic Devices (SPLDs). 2. Apply the knowledge and concepts to
2.	To understand the design methodologies and	design and implement logic functions with SPLDs.
	programming techniques for implementing logic function, digital circuit and systems	Understand the concepts, programming methods and applications of CPLDs for designing digital circuits and systems.
3	using modern tools. To analyze and compare the	 Understand and Analyse the concepts, programming methods and applications of
٥.	performance characteristics,	FPGAs for designing digital circuits.
	architectures, advantages, limitations and applications of FPGAs.	 Design and implement FPGA based digital circuits and systems for different applications using industry standard design tools.

CO-PO Mapping

CO	PO1	PO2	PO3	PO4	PO5
CO1	2		3	2	
CO2	2		3	2	
CO3	2		3	2	
CO4	2		3	2	
CO5	3		3	3	

UNIT - I:

Programmable Logic Devices(PLDs): Introduction to Simple Programmable Logic Devices (SPLDs), Programmable Read Only Memory (PROM), Programmable Logic Array (PLA), Programmable Array Logic (PAL), Comparison of PLDs, Programming methods for PLDs, Applications of PLDs.

UNIT - II:

Design of Logic Functions using SPLDs: Principal of operation of PROMs, Design procedure with PROMs, Logic function implementation with PROMs, Principal of operation of PLA, Design procedure with PLA, Logic function implementation with PLA, Principal of operation of PAL, Design procedure with PAL, Logic function implementation with PAL.

UNIT - III:

Complex Programmable Logic Devices (CPLDs): Architecture of CPLD's, logic block, I/O block, interconnect matrix, Programming methods for CPLDs, Applications of CPLDs, features of Altera flex logic 10000 series CPLDs.

UNIT - IV:

Field Programmable Gate Arrays (FPGAs): Architecture of FPGAs, Basic building blocks and resource blocks of FPGAs, Configurable Logic Blocks (CLBs), IO Block, Programming methods, Anti fuse, SRAM and EPROM based FPGAs, Features of Xilinx Virtex-7 FPGA.

UNIT - V:

FPGA based System Design: FPGA Design flow, Xilinx Virtex-7 FPGA Interconnection, Design Methodology, Resource Mapping, Implementation of Block RAM (BRAM), FIFO Design, Case study on Xilinx FPGA board.

Learning Resources:

- P.K. Chan & S. Mourad, Digital Design Using Field Programmable Gate Array, Pearson Education 2009.
- 2. Wayne Wolf, FPGA based System Design, Pearson Education 2009.
- 3. Steve Kilts, Advanced FPGA Design: Architecture, Implementation and optimization, A Jhon Wiley & Sons,Inc., publication
- 4. S. Trimberger, Edr., Field Programmable Gate Array Technology, Kluwer Academic Publications, 1994.
- 5. J. Old Field, R. Dorf, Field Programmable Gate Arrays, John Wiley & Sons, Newyork, 1995.
- 6. Data sheets and Manuals from Xilinx, Altera, AMD, Actel.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF INFORMATION TECHNOLOGY

Fundamentals of Python Programming

(Open Elective) SYLLABUS FOR M.E./M.Tech. II – SEMESTER (Common to all Branches)

L:T:P(Hrs./week): 2:0:0	SEE Marks: 60	Course Code: PX220E210IT
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

С	OURSE OB:	JECTIVES		COURSE OUT	COMES
1.	Acquire skills	problem	solving	n completion of the coursole to	se, students will be
2.		grams using and use		 Develop Python conditional statements Write programs using and lists. 	and loops.
				 Construct Python programs using tuple set. 	
				 Write programs using Concept . 	g Files and Class
				 Try simple example us NumPy, SciPy and Mat 	

UNIT-I:

Basics of Python Programming: Features of Python, variables and identifiers, operators and expressions.

Decision control Statements: Selection/Conditional branching statements, basic loop structures/iterative Statements, nested loops, break, continue, and pass Statements.

Functions and Modules: function definition, function call, more on defining functions, recursive functions, modules.

UNIT-II:

Data Structures: Strings: Introduction, built-in string methods and functions, slice operation, String Module. Regular Expressions.

Lists: Introduction, nested list, cloning lists, basic list operations, list methods. Functional programming-filter(),map(),reduce() function.

UNIT -III:

Tuples: Introduction, basic tuple operations, tuple assignment, tuples for returning multiple values, nested tuples, tuple methods and functions.

Set: Introduction, Set operations.

Dictionaries: Basic operations, sorting items, looping over dictionary, nested dictionaries, built-in dictionary functions.

UNIT-IV:

Files and Exceptions: reading and writing files, pickling, handling exceptions. Built-in and user-defined exceptions.

OOPS Concepts: Introduction, classes and object, class method and self argument, theinit()method, class variables and object variables, public and private data members, Inheritance, Operator Overloading.

UNIT-V:

Python Libraries: NumPy – Introduction, Arrays – creation, operations, **SciPy**– Introduction, linalg, special, **Matplotlib** – Introduction, types of Plots, using pyplot.

Learning Resources:

- Reema Thareja,"Python programming using problem solving approach ", Oxford universitypress.
- 2. Allen Downey," Think Python: How to Think Like a Computer Scientist", O'Reilly publications, 2nd Edition.
- 3. Mark Lutz, "Learning Python", O'Reilly Publications.
- 4. Wesley.J.Chun, "Core Python Programming"", Prentice Hall, 2nd Edition.
- 5. http://www.python.org

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Industrial Safety

Open Elective
SYLLABUS FOR M.E. - II SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PX220E220XX
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

UNIT - I

Industrial safety: Accident, causes, types, results and control, mechanical and electrical hazards, types, causes and preventive steps/procedure, describe salient points of factories act 1948 for health and safety, wash rooms, drinking water layouts, light, cleanliness, fire, guarding, pressure vessels, etc, Safety color codes. Fire prevention and firefighting, equipment and methods.

UNIT - II

Fundamentals of maintenance engineering: Definition and aim of maintenance engineering, Primary and secondary functions and responsibility of maintenance department, Types of maintenance, Types and applications of tools used for maintenance, Maintenance cost & its relation with replacement economy, Service life of equipment. Model Curriculum of Engineering & Technology PG Courses [Volume -II] 295

UNIT - III

Wear and Corrosion and their prevention: Wear- types, causes, effects, wear reduction methods, lubricants-types and applications, Lubrication methods, general sketch, working and applications, i. Screw down grease cup, ii. Pressure grease gun, iii. Splash lubrication, iv. Gravity lubrication, v. Wick feed lubrication vi. Side feed lubrication, vii. Ring lubrication, Definition, principle and factors affecting the corrosion. Types of corrosion, corrosion prevention methods.

UNIT - IV

Fault tracing: Fault tracing-concept and importance, decision treeconcept, need and applications, sequence of fault finding activities, show as decision tree, draw decision tree for problems in machine tools, hydraulic, pneumatic, automotive, thermal and electrical equipment's like, I. Any one machine tool, ii. Pump iii. Air compressor, iv. Internal combustion engine,

v. Boiler, vi. Electrical motors, Types of faults in machine tools and their general causes.

UNIT - V

Periodic and preventive maintenance: Periodic inspection-concept and need, degreasing, cleaning and repairing schemes, overhauling of mechanical components, overhauling of electrical motor, common troubles and remedies of electric motor, repair complexities and its use, definition, need, steps and advantages of preventive maintenance. Steps/procedure for periodic and preventive maintenance of: I. Machine tools, ii. Pumps, iii. Air compressors, iv. Diesel generating (DG) sets, Program and schedule of preventive maintenance of mechanical and electrical equipment, advantages of preventive maintenance. Repair cycle concept and importance

Learning Resources:

- Maintenance Engineering Handbook, Higgins & Morrow, Da Information Services.
- 2. Maintenance Engineering, H. P. Garg, S. Chand and Company.
- 3. Pump-hydraulic Compressors, Audels, Mcgrew Hill Publication.
- 4. Foundation Engineering Handbook, Winterkorn, Hans, Chapman & Hall London.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 | Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF MECHANICAL ENGINEERING

Advanced Operations Research

Open Elective

SYLLABUS FOR M.E. II SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PX220E230ME
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
The objective of this	On completion of the course, the student will be able
course is to: understand Linear & non- linear programming, transportation modelling , CPM & PERT for project scheduling and control, replacement, game theory and sequencing	 to: understand simplex, dual simplex, Sensitivity and transportation and their applications for shop floor problems. understand the importance of Sensitivity analysis and various advanced LPP techniques apply the techniques like CPM and PERT for project management. apply various replacement techniques to find optimum replacement time period for equipment. identify the best strategy to win the game and optimum sequence for minimum elapsed time.

UNIT-I: OPERATIONS RESEARCH-AN OVERVIEW

Meaning and Origin of Operations research, Introduction to Linear programming problems (LPP) -Formulation of LPP-Solution to LPP by Graphical method and simplex method.

UNIT-II: ADVANCED TOPICS IN LINEAR PROGRAMMING

Dual simplex method, special cases in LPP, Duality in LPP, Differences between primal and dual, shadow prices, sensitivity analysis. Non linear programming Khun Tucker conditions.

UNIT-III

Transportation Model: Definition of the transportation model-matrix of Transportation model-Formulation and solution of transportation models-Methods for calculating Initial basic feasible solution, optimal solution by Stepping stone method and MODI method.

Assignment Problem: Hungarian method of assignment problem, maximization in assignment problem, unbalanced problem, problems with restrictions, travelling salesman problems.

UNIT-IV: PROJECT SCHEDULING

Introduction to network analysis, Rules to draw network diagram, Fulkerson rule for numbering events, Critical path method, Summarisation of CPM calculations. PERT, Estimation of probability and its corresponding duration in PERT, Crashing of project and finding of optimal project duration in crashing.

UNIT-V

Replacement models: Introduction, replacement of items that deteriorate ignoring change in money value, replacement of items that deteriorate considering change in money value with time, replacement of items that fail suddenly – individual replacement policy, group replacement policy.

Game theory: Introduction, 2 person zero sum games, maximi— minima principle, principle of dominance, solution for mixed strategy problems graphical method for $2 \times n$ and $m \times 2$ games

Sequencing models: introduction, general assumptions, processing to jobs through 2 machines, processing 'n' jobs through m machines processing 2 jobs through m machines.

Learning Resources:

- S. D.Sharma, "Operations Research", 10th edition, Newage India Pvt Ltd, New Delhi
- 2. Hamady.A.Taha An Introduction to Operations Research, "8th edition, TMH
- 3. Prem Kumar Gupta and Dr. DS Hira, "Operations Research ", S.Chand & Company Pvt. Ltd., 2014.
- 4. R. Paneerselvam, "Operations Research", PHI Learning Pvt Ltd., 2009.
- NVS Raju, "Optimization methods for Engineers", PHI Learning Pvt. Ltd. ., 2014
- Col D.S. Cheema, "Operations Research", University science press, 2nd edition, India

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Cost Management of Engineering Projects

Open Elective SYLLABUS FOR M.E. - II SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PX220E340XX
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

Introduction and Overview of the Strategic Cost Management Process Cost concepts in decision-making; Relevant cost, Differential cost, Incremental cost and Opportunity cost. Objectives of a Costing System; Inventory valuation; Creation of a Database for operational control; Provision of data for Decision-Making.

Project: meaning, Different types, why to manage, cost overruns centres, various stages of project execution: conception to commissioning. Project execution as conglomeration of technical and nontechnical activities. Detailed Engineering activities. Pre project execution main clearances and documents Project team: Role of each member. Importance Project site: Data required with significance. Project contracts. Types and contents. Project execution Project cost control. Bar charts and Network diagram. Project commissioning: mechanical and process

Cost Behavior and Profit Planning Marginal Costing; Distinction between Marginal Costing and Absorption Costing; Break-even Analysis, Cost-Volume-Profit Analysis. Various decision-making problems. Standard Costing and Variance Analysis. Pricing strategies: Pareto Analysis. Target costing, Life Cycle Costing. Costing of service sector. Just-in-time approach, Material Requirement Planning, Enterprise Resource Planning, Total Quality Management and Theory of constraints. Activity-Based Cost Management, Bench Marking; Balanced Score Card and Value-Chain Analysis. Budgetary Control; Flexible Budgets; Performance budgets; Zero-based budgets. Measurement of Divisional profitability pricing decisions including transfer pricing.

Quantitative techniques for cost management, Linear Programming, PERT/CPM, Transportation problems, Assignment problems, Simulation, Learning Curve Theory.

Learning Resources:

- 1. Cost Accounting A Managerial Emphasis, Prentice Hall of India, New Delhi
- 2. Charles T. Horngren and George Foster, Advanced Management Accounting
- 3. Robert S Kaplan Anthony A. Alkinson, Management & Cost Accounting
- 4. Ashish K. Bhattacharya, Principles & Practices of Cost Accounting A. H. Wheeler publisher
- N.D. Vohra, Quantitative Techniques in Management, Tata McGraw Hill Book Co. Ltd.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 | Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Composite Materials

Open Elective
SYLLABUS FOR M.E. - II SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PX220E250XX
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

UNIT-I

INTRODUCTION: Definition – Classification and characteristics of Composite materials. Advantages and application of composites. Functional requirements of reinforcement and matrix. Effect of reinforcement (size, shape, distribution, volume fraction) on overall composite performance.

UNIT - II

REINFORCEMENTS: Preparation-layup, curing, properties and applications of glass fibers, carbon fibers, Kevlar fibers and Boron fibers. Properties and applications of whiskers, particle reinforcements. Mechanical Behavior of composites: Rule of mixtures, Inverse rule of mixtures. Isostrain and Isostress conditions.

UNIT - III

Manufacturing of Metal Matrix Composites: Casting – Solid State diffusion technique, Cladding – Hot isostatic pressing. Properties and applications. Manufacturing of Ceramic Matrix Composites: Liquid Metal Infiltration – Liquid phase sintering. Manufacturing of Carbon – Carbon composites: Knitting, Braiding, Weaving. Properties and applications.

UNIT-IV

Manufacturing of Polymer Matrix Composites: Preparation of Moulding compounds and prepregs – hand layup method – Autoclave method – Filament winding method – Compression moulding – Reaction injection moulding. Properties and applications.

UNIT - V

Strength: Laminar Failure Criteria-strength ratio, maximum stress criteria, maximum strain criteria, interacting failure criteria, hygrothermal failure. Laminate first play failure-insight strength; Laminate strength-ply discount

truncated maximum strain criterion; strength design using caplet plots; stress concentrations.

Learning Resources:

- Material Science and Technology Vol 13 Composites by R.W.Cahn VCH, West Germany.
- 2. Materials Science and Engineering, An introduction. WD Callister, Jr., Adapted by R. Balasubramaniam, John Wiley & Sons, NY, Indian edition, 2007.
- 3. Hand Book of Composite Materials-ed-Lubin.
- 4. Composite Materials K.K.Chawla.
- 5. Composite Materials Science and Applications Deborah D.L. Chung.
- 6. Composite Materials Design and Applications Danial Gay, Suong V. Hoa, and Stephen W. Tasi.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Waste to Energy

Open Elective

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PX220E360XX
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

UNIT-I

Introduction to Energy from Waste: Classification of waste as fuel – Agro based, Forest residue, Industrial waste - MSW – Conversion devices – Incinerators, gasifiers, digestors

UNIT - II

Biomass Pyrolysis: Pyrolysis – Types, slow fast – Manufacture of charcoal – Methods - Yields and application – Manufacture of pyrolytic oils and gases, yields and applications.

UNIT - III

Biomass Gasification: Gasifiers – Fixed bed system – Downdraft and updraft gasifiers – Fluidized bed gasifiers – Design, construction and operation – Gasifier burner arrangement for Model Curriculum of Engineering & Technology PG Courses [Volume -II] 299 thermal heating – Gasifier engine arrangement and electrical power – Equilibrium and kinetic consideration in gasifier operation.

UNIT - IV

Biomass Combustion: Biomass stoves – Improved chullahs, types, some exotic designs, Fixed bed combustors, Types, inclined grate combustors, Fluidized bed combustors, Design, construction and operation - Operation of all the above biomass combustors.

UNIT - V

Biogas: Properties of biogas (Calorific value and composition) - Biogas plant technology and status - Bio energy system - Design and constructional features - Biomass resources and their classification - Biomass conversion processes - Thermo chemical conversion - Direct combustion - biomass gasification - pyrolysis and liquefaction - biochemical conversion - anaerobic digestion - Types of biogas Plants -

Applications - Alcohol production from biomass - Bio diesel production - Urban waste to energy conversion - Biomass energy programme in India.

Learning Resources:

- 1. Non Conventional Energy, Desai, Ashok V., Wiley Eastern Ltd., 1990.
- 2. Biogas Technology A Practical Hand Book Khandelwal, K. C. and Mahdi, S. S., Vol. I & II, Tata McGraw Hill Publishing Co. Ltd., 1983.
- 3. Food, Feed and Fuel from Biomass, Challal, D. S., IBH Publishing Co. Pvt. Ltd., 1991.
- 4. Biomass Conversion and Technology, C. Y. WereKo-Brobby and E. B. Hagan, John Wiley & Sons, 1996.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF HUMANITIES AND SOCIAL SCIENCES

Business Analytics

Open Elective

SYLLABUS FOR M.E. - II SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PX220E270XX
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

	COURSE OBJECTIVES	COURSE OUTCOMES
1.	Understand the role of business analytics within	On completion of the course,
	an organization.	students will be able to
2.	, , , , , , , , , , , , , , , , , , ,	1. Students will demonstrate
	techniques and understand relationships between	knowledge of data
	the underlying business processes of an	analytics.
	organization.	2. Students will demonstrate
3.	To gain an understanding of how managers use	the ability of think critically
	business analytics to formulate and solve	in making decisions based
	business problems and to support managerial	on data and deep
1	decision making.	analytics.
4.	To become familiar with processes needed to develop, report, and analyze business data.	3. Students will demonstrate the ability to use technical
_	Use decision-making tools/Operations research	skills in predicative and
٦.	techniques.	prescriptive modeling to
6.	• • • • • • • • • • • • • • • • • • • •	support business decision-
0.	management tools.	making.
7.		4. Students will demonstrate
	industries such as manufacturing, service, retail,	the ability to translate data
	software, banking and finance, sports,	into clear, actionable
	pharmaceutical, aerospace etc.	insights ,

UNIT -I

Business analytics: Overview of Business analytics, Scope of Business analytics, Business Analytics Process, Relationship of Business Analytics Process and organisation, competitive advantages of Business Analytics. Statistical Tools: Statistical Notation, Descriptive Statistical methods, Review of probability distribution and data modelling, sampling and estimation methods overview.

UNIT - II

Trendiness and Regression Analysis: Modelling Relationships and Trends in Data, simple Linear Regression. Important Resources, Business

Analytics Personnel, Data and models for Business analytics, problem solving, Visualizing and Exploring Data, Business Analytics Technology.

UNIT - III

Organization Structures of Business analytics, Team management, Management Issues, Designing Information Policy, Outsourcing, Ensuring Data Quality, Measuring contribution of Business analytics, Managing Changes. Descriptive Analytics, predictive analytics, predictive Modelling, Predictive analytics analysis, Data Mining, Data Mining Methodologies, Prescriptive analytics and its step in the business analytics Process, Prescriptive Modelling, nonlinear Optimization

UNIT - IV

Forecasting Techniques: Qualitative and Judgmental Forecasting, Statistical Forecasting Models, Forecasting Models for Stationary Time Series, Forecasting Models for Time Series with a Linear Trend, Forecasting Time Series with Seasonality, Regression Forecasting with Casual Variables, Selecting Appropriate Forecasting Models. Monte Carlo Simulation and Risk Analysis: Monte Carle Simulation Using Analytic Solver Platform, New-Product Development Model, Newsvendor Model, Overbooking Model, Cash Budget Model.

UNIT - V

Decision Analysis: Formulating Decision Problems, Decision Strategies with the without Outcome Probabilities, Decision Trees, The Value of Information, Utility and Decision Making.

UNIT - VI

Recent Trends in: Embedded and collaborative business intelligence, Visual data recovery, Data Storytelling and Data journalism.

Learning Resources:

- Business analytics Principles, Concepts, and Applications by Marc J. Schniederjans, Dara G. Schniederjans, Christopher M. Starkey, Pearson FT Press.
- 2. Business Analytics by James Evans, persons Education.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Skill Development Course - IV: Technical Skills-II FPGA Based System Design

SYLLABUS FOR M.E. - II SEMESTER

L:T:P (Hrs./week) : 2:0:0	SEE Marks: 60	Course Code: PI22PE240EC
Credits: 2	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES						
Learn the design of digital electronic	•						
circuits and apply different	students will be able to						
constraints with field programmable	1. Describe the architecture of Zynq						
gate arrays.	and logic design process and						
	implement different logic circuits						
	on the internal architecture of						
	Zyng FPGA.						
	2. Write HDL codes of						
	combinational and sequential						
	Circuits and perform their						
	functional verification.						
	3. Analyze Digital design in terms						
	of area, power and speed.						
	4. Design of efficient and high						
	speed adders and multipliers for						
	DSP Applications.						
	5. Design a module for a specific						
	application.						
CO-PO Manning	арріісаціон.						

CO-PO Mapping

	PP3				
CO	PO1	PO2	PO3	PO4	PO5
CO1	3		2	2	
CO2	3	2	2	3	
CO3	3	2	2	3	
CO4	3	2	2	3	
CO5	2	2	2	3	2

UNIT – I : Overview of Zynq SoC Architecture

Block Diagram, Zynq design flow, SoC Processing System (PS), Programmable Logic (PL), Processor Architecture, Processor Peripherals, Clock, Reset, and Debug Features.

UNIT - II : Timing Constraints in combinational circuits

Timing Constraints, Timing Constraints, Design of different combinational circuits, like Adders, Subtractors, and Accumulator, how to apply timing constraints to a design. Basics of Static Timing Analysis.

UNIT - III : Clock constraints in sequential circuits

Introduction to Clock Constraints, Application of clock constraints and perform timing analysis, importance of Setup and Hold Timing, Generated Clocks, Design of sequential logic circuits like Shift Registers, RAM and performance evaluation of sequential logic circuits on the FPGA, Application of clock to a sequential circuit

UNIT - IV: DSP Implementation Techniques using Xilinx FPGAs

Signed Number Conversion, Quantization and Rounding, Applications of combinational and sequential circuits, FIR Filter, Filter Implementation, Resource and Performance Estimation.

UNIT – V : Mini Project

Select and implement a problem.

Learning Resources:

- 1. Morris Mano M. and Michael D. Ciletti, "Digital Design. With an Introduction to Verilog HDL "5th edition, Pearson 2013.
- 2. J.Bhaskar," Static Timing Analysis for Nanometer Designs a Practical Approach" spinger,2009

The	The break-up of CIE: Internal Tests + Assignments + Quizzes						
1.	No. of Internal Tests	: 1 Max. Marks for each Internal Test	: 40				
2.	No. of Assignments	: - Max. Marks for each Assignment	: -				
3.	No. of Quizzes	: - Max. Marks for each Quiz Test	: -				

DEPARTMENT OF MECHANICAL ENGINEERING

Research Methodology and IPR

SYLLABUS FOR M.E. - II SEMESTER

L:T:P (Hrs./week): 2:0:0	SEE Marks: 60	Course Code: PI22PC240ME
Credits: 2	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
The objectives of this course are to: 1. Learn the research methodology and formulation. 2. Know the sources of literature, method for collection of research data and report writing. 3. Understand IPR laws and Acts.	On completion of the course, students will be able to 1. Explain objectives of research and research process. 2. search the relevant literature and summarize information for formulating the research problem. 3. collect and organize the data for the preparation of research report. 4. explain different types of intellectual property rights and related laws. 5. understand the patent administration system.

СО-РО Ма	pping				
CO	PO1	PO2	PO3	PO4	PO5
CO1	2	2	1		1
CO2	2	2	1		1
CO3	2	2	1		1
CO4	2	2	1		1
COS	2	2	1		1

UNIT - I

Research Methodology: Meaning of research, Objectives and motivation of research, types of research, research approaches, significance of research, research methods versus methodology, criteria of good research, Research problem formulation.

UNIT - II

Literature survey: Importance of literature survey, sources of information, Literature review: Need of Literature review, Plagiarism, research ethics, errors in research, Assessment of quality of journals.

UNIT - III

Data collection & report preparation: Collection of primary data, secondary data, data organization, methods of data grouping,

diagrammatic representation of data, graphic representation of data. Effective technical writing and how to write report, format of a research proposal, contents of a standard technical journal/conference paper, contents of dissertation.

UNIT - IV

Introduction to Intellectual property law: Basics and types of intellectual property, international organizations, agencies and treaties.

Law of Trademarks: Purpose and functions of trademarks, types of Marks, acquisition of trade mark rights, protectable matter and trade mark registration process, Trade Mark Act.

UNIT-V

Law of copyrights: Introduction, common law rights. Rights of reproduction, rights to display work publicly, other limitations of exclusive rights, copyright ownership issues, copy right registration and Berne convention.

Law of Patents: Administration of Indian patent system, Introduction, rights under patent law. Design patents, Plant patents. Patenting process. Patent ownership and transfer, new developments in IPR and international patent laws, Geographical Indications.

Learning References:

- 1. Stuart Melville and Wayne Goddard, "Research methodology: an introduction for science & engineering students'.
- 2. C. R. Kothari-Research Methodology Methods and Techniques, Second revised edition, New Age International (P) limited Publishers, New Delhi.2013.
- 3. Ranjitkumar, Research methodology, A step-by-step Guide for Beginners, second Edition, Sage Publications India Pvt. Ltd, New Delhi.2017.
- 4. Panneer Selvam, Research Methodology, Second Edition, PHI Learning Pvt. Ltd, New Delhi.
- 5. Deborah E. Bouchoux -Intellectual Property, the law of trademarks, Copyrights, Patents and Trade Secrets. Fourth Edition, CENGAGE Learning India private Limited, New Delhi.2013.
- P. Narayana, Intellectual property law, Third Edition, Eastern Law House, New Delhi.

The	brea	k-up	of	CIE	:	Internal	7	Гests	+	Assignments	+	Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF HUMANITIES AND SOCIAL SCIENCES

Pedagogy Studies

Audit Course - II SYLLABUS FOR M.E. - II SEMESTER

L:T:P(Hrs./week): 2:0:0	SEE Marks: 60	Course Code: PI22AC210EH
Credits : -	CIE Marks: 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
This course will enable the students to: 1. Review existing evidence on the review topic to inform programme design and policy making undertaken by the DfID, other agencies and researchers. 2. Identify critical evidence gaps to guide the development.	On completion of the course, students will be able to 1. What pedagogical practices are being used by teachers in formal and informal classrooms in developing countries? 2. What is the evidence on the effectiveness of these pedagogical practices, in what conditions, and with what population of learners? 3. How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy?

Unit	Content					
1a.	Introduction and Methodology :					
	Theories of learning, Curriculum, Teacher education.					
	Conceptual framework, Research questions.					
	Overview of methodology and Searching.					
	Pedagogic theory and pedagogical approaches.					
	Teachers' attitudes and beliefs and Pedagogic strategies.					
b.	Thematic overview:					
	Pedagogical practices that are being used by teachers.					
	Curriculum, Teacher education.					
	How can teacher education (curriculum and practicum)					
	and the curriculum and guidance materials best support					
	effective pedagogy.					

- Research gaps and future directions 2
 - Research design- Lesson plans, Course plans
 - Teacher education
 - Curriculum and assessment

Learning Resources:

- Ackers J, Hardman F (2001) Classroom interaction in Kenyan primary schools, Compare, 31 (2):245-261.
- Agrawal M (2004) Curricular reform in schools: The importance of evaluation, 2. Journal of Curriculum Studies, 36 (3): 361-379.
- Akyeampong K (2003) Teacher training in Ghana does it count? Multi-site 3. teacher education research project (MUSTER) country report 1. London: DFID.
- Akyeampong K, Lussier K, Pryor J, Westbrook J (2013) Improving teaching and learning of basic maths and reading in Africa: Does teacher preparation count? International Journal Educational Development, 33 (3): 272-282.
- Alexander RJ (2001) Culture and pedagogy: International comparisons in primary education. Oxford and Boston: Blackwell.
- Chavan M (2003) Read India: A mass scale, rapid, 'learning to read' 6. campaign.
- 7. www.pratham.org/images/resource%20working%20paper%202.pdf.

The	The break-up of CIE: Internal Tests + Assignments + Quizzes					
1.	No. of Internal Tests	:	2	Max. Marks for each Internal Tests	:	30
2.	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
3.	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5

Duration of Internal Test: 90 Minutes

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Embedded System Applications Laboratory

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P(Hrs./week): 0:0:3 SEE Marks : -		Course Code: PI22PC211EC		
Credits: 1.5	CIE Marks: 50	Duration of SEE: 3 Hours		

Course Objectives	Course Outcomes		
1. Acquire skills to handle ARM	On completion of the course, students will be able to		
powered cross compilers and Validate different RTOS scheduling algorithms in embOS RTOS and linux.	Design Embedded Systems with C51 target interfacing sensor and transducer for RT applications. Design and implement off-chip memories for embedded systems.		
	3. Demonstrate host to ARM target communication in embOS RTOS environment.		
	4. Configure emPower board with embOS and validate different scheduling algorithms.		
	5. Demonstrate different IPC schemes for multi-tasking in embOS and Linux OS.		

CO-PO Mapping

	iappiiig				
CO	PO1	PO2	PO3	PO4	PO5
CO1	2	2	2	3	1
CO2	3	1	2	3	1
CO3	3	3	3	3	2
CO4	3	3	3	3	2
CO5	3	3	3	3	2

List of Experiments in RTOS using Embedded - C/C++:

S.No

Experiment

- 1. Interfacing a sensor with ADC0804.
- 2. Multi-sensor interfacing with ADC0808.
- 3. Transducer interfacing with DAC0808 for generating a triangular, sawtooth sinusoidal waveforms.

- 4. Interfacing & controlling the DC Moter
- 5. Interfacing & controlling the stepper motor
- 6. Off-chip EEPROM 2KB/4KB interfacing for storing & retrieving lookup tables.
- 7. Emboss Real time task creation, Demonstration of Multitasking
- 8. SRAM interface design (1KB/4KB)
- 9. Interfacing with DS1307 RTC.
- Round Robin Scheduling of 2 Tasks in RTOS
- 11. Preemptive Scheduling of 2 Tasks in RTOS
- 12. Preemptive Round Robin Scheduling of 3 Tasks
- 13. IPC between 2 Tasks with Binary Semaphore
- 14. Mailbox usage for IPC between 2 tasks in RTOS

New / Additional experiments planned:

- Design a Round Robin with the interrupt driven scheduling in ARM by creating three tasks such that 2 tasks perform IPC with the same priority.
- 2. Implementation RTOS scheduling of 3 tasks that has to wait for message Oueue in Cortex M4F embOS for UI design.

Suggested tools for use:

- 1. Hardware Target CPU Cortex M4F power Segger Board, AT89S52
- 2. Embedded Software Development Embedded Studio V3.12a
- 3. Embedded Debugger Cortex M4F ARM Jlink
- 4. RTOS emboss

The break-up of CIE:

1. No. of Internal Test : 1

2. Max. Marks for each internal tests : 12

3. Marks for assessment for day to day evaluation : 18

Duration of Internal Test: 3 Hours

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Design and Simulation Laboratory - II

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P(Hrs./week): 0:0:3 SEE Marks : -		Course Code: PI22PC221EC		
Credits: 1.5	CIE Marks: 50	Duration of SEE: 3 Hours		

COURSE OBJECTIVES	COURSE OUTCOMES
To Design and simulate basic building blocks of mixed signal IC's and perform full custom design of cells.	On completion of the course, students will be able to 1. Perform floor planning, placement and routing of ALU/Counter. 2. Perform layout and paracitic extraction of ALU/Counter. 3. Design and simulate ADC and DAC converters. 4. Design and simulate the basic building blocks of analog and mixed signal integrated circuits. 5. perform full custom design of
	cells of integrated circuits.

CO-PO Mapping

CO-PO M	iapping				
co	PO1	PO2	PO3	PO4	PO5
CO1	3	-	3	3	-
CO2	3	-	3	3	-
CO3	3	-	3	3	-
CO4	3	-	3	3	-
CO5	.3	_	3	3	-

Part A

- 1. Floor planning, placement and routing of ALU/ Counter.
- 2. Layout and parasitic extraction of ALU/ Counter.
- 3. Static timing analysis and power analysis of of ALU/ Counter.
- 4. Layout of basic gates. (inverter/Nand/NOR, Full custom design).
- 5. DRC and LVS of basic gates. (inverter/Nand/NOR, Full custom design).
- 6. Parasitic extraction and Post layout simulation of basic gates. (inverter/Nand/NOR, Full custom design).
- 7. Insert the scan chains into the design to improve the testability.

Part -B

- 8. Design and simulation of VCO.
- 9. Design and simulate the current starved Voltage controlled Oscillator and compare its performance with VCO.
- 10. Design and simulate latched based comparator.
- 11. Design and simulate 4-bit current steering DAC.
- 12. Design and simulate 3/4 bit Flash ADC.

New / Additional experiments planned:

- 1. Design and simulate the sample and hold circuit
- 2. Design and simulate the switched capacitor circuit

Note: Minimum of ten experiments are to be conducted.

The break-up of CIE:

1. No. of Internal Test : 1

2. Max. Marks for each internal tests : 12

3. Marks for assessment for day to day evaluation : 18

Duration of Internal Test: 3 Hours

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Mini Project

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P(Hrs./week): 0:0:2	SEE Marks : -	Course Code: PI22PW219EC
Credits: 1	CIE Marks: 50	Duration of SEE: 3 Hours

and independent study of the state of the art topics in a broad area of his/her 1. To s	COURSE OUTCOMES
and appropriate area 2. To a the conc 3. To solut prese 4. To techr 5. To mana	npletion of the course, students able to select the complex engineering lems beneficial to the society

CO-PO Mapping

	.uppg				
CO	PO1	PO2	PO3	PO4	PO5
CO1	2	2			
CO2				3	
CO3			2		
CO4			2		
CO5					3

The introduction of mini projects ensures preparedness of students to undertake major projects/dissertation.

The students are required to search / gather the material / information on a specific a topic comprehend it and present / discuss in the class.

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) DEPARTMENT OF ELECTRONICS AND COMMUNICATIONS ENGINEERING

SCHEME OF INSTRUCTION AND EXAMINATION FOR

M.E - ECE (ES&VLSID): EMBEDDED SYSTEMS AND VLSI DESIGN

III - SEMESTER under CBCS Scheme for 2023-24 Batch (R-22)

	M.E - ECE (ES&VLSID) III- Semester								
	Course Code Name of the Course	Scheme of Instruction		Scheme of Examination					
S.No.		Name of the Course	Hours per Week		Duration	Maximum Marks		Credits	
		L	Т	P/D	in Hrs	SEE	CIE	Cre	
1	PI22PE3X0EC	Professional Elective – IV	3	-	-	3	60	40	3
2	PI22PE3X0EC	Professional Elective – V	3	-	-	3	60	40	3
3	PI22PW319EC	Dissertation-Phase-I / Internship	-	-	8	-	-	100	4
	TOTAL			-	8		120	180	10
	GRAND TOTAL			14			30	00	

Note: Every student should acquire one online course certification equivalent to 2 Credits weightage during I to III Semester

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Physical Design Automation

Professional Elective - V SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE340EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
Students will develop placement and routing algorithms for VLSI Designs using C / C++.	On completion of the course, students will be able to 1. understand the relationship between design automation algorithms and various constraints posed by VLSI fabrication and design technology. 2. adapt the design algorithms to meet the critical design parameters. 3. map various layout optimization techniques to the algorithms. 4. develop proto-type EDA tool and test its efficacy.

CO-PO Manning

CO-PO I	rapping				
CO	PO1	PO2	PO3	PO4	PO5
CO1			2		1
CO2			2		1
CO3			2		1
CO4			2		1

UNIT-I: VLSI design Cycle, Physical Design Cycle, Design Rules, Layout of Basic Devices, and Additional Fabrication, Design styles: full custom, standard cell, gate arrays, field programmable gate arrays, sea of gates and comparison, system packaging styles, multi chip modules. Design rules, layout of basic devices, fabrication process and its impact on physical design, interconnect delay, noise and cross talk, yield and fabrication cost. Factors,

UNIT-II: Complexity Issues and NP-hard Problems, Basic Algorithms (Graph and

Computational Geometry): graph search algorithms, spanning tree algorithms, shortest path algorithms, matching algorithms, min-cut and max-cut algorithms, Steiner tree algorithms.

UNIT-III: Basic Data Structures, atomic operations for layout editors, linked list of blocks, bin based methods, neighbour pointers, corner stitching, multi-layer operations.

UNIT-IV: Graph algorithms for physical design: classes of graphs, graphs related to a set of lines, graphs related to set of rectangles, graph problems in physical design, maximum clique and minimum coloring, maximum k-independent set algorithm, algorithms for circle graphs.

UNIT-V: Partitioning algorithms: design style specific partitioning problems, group migrated algorithms, simulated annealing and evolution, and Floor planning and pin assignment, Routing and placement algorithms.

Learning Resources:

- 1. Naveed Shervani, Algorithms for VLSI Physical Design Automation, 3rd Edition, Kluwer Academic, 1999.
- 2. Charles J Alpert, Dinesh P Mehta, Sachin S Sapatnekar, Handbook of Algorithms for Physical Design Automation, CRC Press, 2008

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

High Level Synthesis

Professional Elective - IV
SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE320EC
Credits: 3	CIE Marks: 40	Duration of SEE : 3 Hours

Course Objectives	Course Outcomes
Course Objectives To expose the students, the basics of FPGA designs and synthesis.	On completion of the course, students will be able to 1. Develop simple arithmetic modules and implement in FPGA .(PO1, PO5) 2. Understand various libraries used in HLS based design (PO2) 3. Apply various coding styles for FPGA synthesis and compare their
	performance (PO1, PO2) 4. Compare the precision data types in System C and Vivado HLS (PO2, PO3) 5. Synthesize a subsystem design using Vivado HLS and port it in FPGA (PO3, PO5)

CO-PO Mapping

	PP3				
CO	PO1	PO2	PO3	PO4	PO5
CO1			2		1
CO2			2		1
CO3			2		1
CO4			2		1
CO5			2		1

UNIT - I

Introduction to C-based FPGA Design, Using Vivado HLS HLS UltraFast Design Methodology Managing Interfaces Design Optimization RTL Verification, Exporting the RTL Design

UNIT - II

Introduction to the Vivado HLS C Libraries, Arbitrary Precision Data Types Library, The HLS Stream Library, HLS Math Library, Vivado HLS Video Library, The HLS IP Libraries, HLS Linear Algebra Library.

UNIT - III

Coding Styles: Unsupported C Constructs, The C Test Bench Functions, Loops, Arrays, Data Types. C++ Classes and Templates, Using Assertions, SystemC Synthesis.

UNIT - IV

Command Reference, Graphical User Interface (GUI) Reference, Send Feedback, Interface Synthesis Reference, AXI4 Slave Lite C Driver Reference, Video Functions Reference.

UNIT - V

HLS Linear Algebra Library, C Arbitrary Precision Types, C++ Arbitrary Precision Types, C++ Arbitrary Precision Fixed Point Types, Comparison of SystemC and Vivado HLS Types.

Learning Resources:

- 1. Andres Takach, Creating C++ IP for High Performance Hardware Implementations of FFTs. DesignsDesignCon2002.
- Preston A. Jackson, Cy P. Chan, Jonathan E. Scalera, Charles M. Rader, and M. Michael Vai - A Systolic FFT Architecture for Real Time FPGA Systems. MIT Lincoln Laboratory 244 Wood ST, Lexington, MA 02420
- Vivado Design Suite User Guide and Vivado Design Suite Tutorial for High-Level Synthesis.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 | Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

System on Chip (SoC) Design

Professional Elective - IV
SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks: 60	Course Code: PI22PE330EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
This course covers the advanced design and analysis of digital circuits with HDL. The primary goal is to provide in depth understanding of system design. The course enables students to apply their knowledge for the design of advanced digital hardware systems with help of FPGA tools. 1. Understand the FPGA hardware architecture and interconnect technologies. 2. Apply the knowledge for the design of digital hardware systems. 3. Implementation of FPGA implementation methodologies with the help of FPGA tools. 4. Block level design verification by writing the test benches. 5. System level design verification by writing the test cases.	 On completion of the course, students will be able to Understand design flow of SoC Implement the basic level logic functions in hardware system. Implement the block level and system level IP cores. Writing test benches for block level design verification. Writing test benches for system level design verification.

UNIT - I

Introduction to SoC Design, constituents of SoC, Application areas of SoC, SoC development life cycle FPGA architectures for implementing SoC design, FPGA based SoC design flow.

UNIT - II

Front End Design and Back-End Design Overview, Programmable system on chip design, Design with Xilinx zynq SoC platform, Implementation examples of logic functions using LUTs and CLBs, Finite state machine design examples.

UNIT - III

Introduction to IP cores, Block level design using IP cores, Implementation of Block RAM using IP cores, FIFO design and implementation using IP cores.

UNIT - IV

Block Level Design Verification: Introduction to Block-level verification, verification approaches, Functional verification, Static timing verification, Front End Design stages in detail-Flow: Architecture, Design Entry, Simulation, Synthesis and Verification, 16 bit ALU design verification with VIO hardware debugger, Constraints and timings analysis.

UNIT - V

System Level Design Verification: Introduction to system level verification, creating system-level test benches, Applying and migrating test bench-SoC, Design challenges and approaches.

Learning Resources:

- Veena S. Chakravarthi, "A practical Approach to VLSI System on Chip (SoC) Design", A comprehensive Guide, Springer.
- 2. Prakash Rashinkar, Peter Paterson and Leena Singh "System-on-a-Chip Verification Methodology and Techniques", Kluwer Academic Publishers.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 | Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Design for Testability

Professional Elective - III

SYLLABUS FOR M.E. ECE (ES&VLSID) - II SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE210EC		
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours		

COURSE OBJECTIVES	COURSE OUTCOMES
To expose the students, the basics of testing techniques for circuits.	 On completion of the course, students will be able to Illustrate Yield, Fabrication defects, Errors and Faults in VLSI Circuits Simulate digital ICs in the presence of faults and evaluate the given test set for fault coverage. Generate test patterns for detecting single stuck faults in combinational and sequential circuits. Establish a fault model for memory and apply March Tests for fault detection Identify schemes for introducing testability into digital circuits with improved fault coverage. Compare different approaches for introducing BIST into logic circuits, memories and embedded cores.

CO-PO Mapping

	.uppg				
CO	PO1	PO2	PO3	PO4	PO5
CO1			2		1
CO2			2		1
CO3			2		1
CO4			2		1
CO5			2		1

UNIT - I

Introduction: Role of Testing, Digital and Analog VLSI Testing, The Rule of TEN, Yield, Defects and Faults, Reliability and Failure Rate, Test and Design for Testability (DFT)

Modeling: Modeling digital circuits at logic level, register level and structural models.

Logic Simulation: Types of simulation, Delay models, Element evaluation, Hazard detection, Gate level event- driven simulation. $\{Ref1: Chs\ 1,2,3\ and\ Ref2: Ch3\}$

UNIT - II

Fault Modeling – Logic fault models, Fault detection and redundancy, Fault equivalence, Fault location and Fault Collapsing, The Single Stuck and Multiple

Stuck Fault Models. Bridging Faults, CMOS Technology Considerations, Intermittent Faults

Fault Simulation: Applications, Fault Simulation for Combinational circuits. (Ref1: Chs 4 and 5)

UNIT - III

Testing for single stuck faults (SSF): Automated Test Pattern Generation (ATPG/ATG) for SSFs in Combinational Circuits, Algorithms (D, PODEM, FAN), ATG for SSFs in Sequential Circuits. Functional Testing without and with Specific Fault Models

Memory Test: Memory density and Defect trends, Faults, Memory Test levels, March Test Notation, Fault Modeling, Memory Testing {Ref1: Chs 6 and 8, Ref2: Ch 9)

UNIT - IV

Design for Testability – Controllability and Observability, AdHoc DFT techniques. Scan architectures and testing – Generic boundary scan, Full Serial integrated scan, Storage cells for scan design. Board level and system level DFT approaches. Boundary scan standards. Compression techniques – Syndrome test and Signature analysis – LFSR based Signature Analysis (Ref1: Chs 9 and 10)

UNIT - V

Built-in Self-Test (BIST) – BIST Concepts and test pattern generation. Specific BIST Architectures in brief.

System Test and Core-Based Design: System Test Problem Defined, Functional Test, Diagnostic Test, Testable System design, Core-Based Design and Test –Wrapper, A Test Architecture for SOC, An Integrated Design and Test Approach. {Ref1: Ch 11, Ref2: Ch 18}

DSP-based Analog and Mixed-Signal Test: Functional DSP-based Testing, Static ADC/DAC Testing Methods, CODEC Testing, Dynamic Flash ADC Testing using FFT Technique. {Ref2: Ch 10}.

Learning Resources:

- 1. Miron Abramovici, Melvin A. Breur, Arthur D. Friedman, "Digital Systems Testing and Testable Design", Jaico Publishing House, 2001.
- 2. Michael L Bushnell and Vishwani D Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits" Kluwer Academic Publishers, 2002
- 3. NPTEL Course on VLSI Testing IIT Kharagpur

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Scripting Languages

Professional Elective - V

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks: 60	Course Code: PI22PE350EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES			
1. To understand control structures of	On completion of the course, students			
perl.	will be able to			
2. To classify character classes.	 Design control structures of perl. 			
3. To apply subroutines and data	2. Apply subroutines and data			
structures.	structures.			
4. To acquire the knowledge extending	Extend perl to embedding perl.			
perl.	4. Classify character classes.			
5. To understand broad features of	5. Model features of SKILL, CGI.			
SKILL, CGI.				

CO-PO Mapping

CO	PO1	PO2	PO3	PO4	PO5
CO1			2		1
CO2			2		1
CO3			2		1
CO4			2		1
CO5			2		

UNIT – I

Overview of scripting languages-PERL, file handles, operators, control structures, regular expressions, built in data types, operators, statements and declarations- simple, compound, loop statements, global and scoped declarations.

UNIT - II

Pattern matching - regular expression, pattern matching operators, character classes, positions, capturing and clustering.

UNIT - III

Subroutines- syntax, semantics, proto types, format variables, references, data structures- arrays of arrays, hashes of arrays, hashes of functions. Inter process communication,- signals, files, pipes, sockets,.

UNIT - IV

Threads- process model, thread model, Perl debugger- using debugger commands, customization, internals and externals, internal data types, extending Perl, embedding Perl, exercises for programming using Perl.

UNIT - V

Other languages: Broad features of other scripting languages SKILL, CGI, java script, VB script.

Learning Resources:

- 1. Larry Wall, Tom Christiansen, John Orwant, "programming perl", oreilly publications, 3rd edition.
- 2. Randal L, Schwartz Tom Phoenix, "Learning PERL", Oreilly publications.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Static Timing Analysis

Professional Elective - V

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks: 60	Course Code: PI22PE360EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
Students will	On completion of the course, students will be able
1 understand clock domains and	to
critical paths in a given logic	Identify critical paths and estimate propagation
design	delays and skews in a given data-path (PO1 and
2 Interpret extracted parasitics and	PO2)
reduce parasitics in critical paths	2. Compare the performance of Elmore delay
3 Estimate the Interconnect delays	model and higher order interconnect delay
and calculate multiple path slacks	models (PO3)
4 Perform cross-talk and Noise analysis in a given net	Analyse Cross-talk Noise and its reduction in a given data path (PO2)
5 Perform timing analysis and	4. Perform timing analysis across multicycle paths
verification across multicycle	and interpret the results (PO2, PO5)
paths and clock domains	5. Estimate the timing across multiple clock
	domains and refine the timing by path balancing
	(PO2, PO3 and PO5)

UNIT - I

STA Concepts: CMOS Logic Design, Basic MOS Structure, CMOS Logic Gate, Standard Cells, Modeling of CMOS Cells, Switching Waveform, Propagation Delay, Slew of a Waveform, Skew between Signals, Timing Arcs and Unateness, Min and Max Timing Paths, Clock Domains, Operating Conditions.

UNIT - II

Interconnect Parasitics: RLC for Interconnect, T-model, Pi-model, Wireload Models, Interconnect Trees, Specifying Wireload Models, Representation of Extracted Parasitics, Detailed Standard Parasitic Format, Reduced Standard Parasitic Format, Standard Parasitic Exchange Format, Representing Coupling Capacitances, Hierarchical Methodology, Block Replicated in Layout, Reducing Parasitics for Critical Nets, Reducing Interconnect Resistance, Increasing Wire Spacing, Parasitics for Correlated Nets.

UNIT - III

Delay Calculations: Delay Calculation Basics, Delay Calculation with Interconnect, Pre-layout Timing, Post-layout Timing, Cell Delay using Effective Capacitance, Interconnect Delay, Elmore Delay, Higher Order Interconnect Delay

Estimation, Full Chip Delay Calculation, Slew Merging, Different Slew Thresholds, Different Voltage Domains, Path Delay Calculation, Combinational Path Delay, Path to a Flip-flop, Input to Flip-flop Path, Flip-flop to Flip-flop Path, Multiple Paths Slack Calculation.

UNIT - IV

Crosstalk and Noise Analysis: Crosstalk Glitch Analysis, Basics Types of Glitches, Rise and Fall Glitches, Overshoot and Undershoot Glitches, Glitch Thresholds and Propagation, DC Thresholds, AC Thresholds, Noise Accumulation with Multiple Aggressors, Aggressor Timing Correlation, Aggressor Functional Correlation, Crosstalk Delay Analysis, Basics, Positive and Negative Crosstalk, Accumulation with Multiple Aggressors, Aggressor Victim Timing Correlation, Aggressor Victim Functional Correlation, Timing Verification Using Crosstalk Delay, Setup Analysis, Hold Analysis, Computational Complexity, Hierarchical Design and Analysis, Filtering of Coupling Capacitances, Noise Avoidance Techniques.

UNIT - V

STA Environment & Timing Verification: What is the STA Environment, timing issues, Generated Clocks, Example of Master Clock at Clock Gating Cell Output, Constraining Output Paths, Timing Path Groups, Modeling of External Attributes, Modeling Drive Strengths, Modeling Capacitive Load, Design Rule Checks, Virtual Clocks, Refining the Timing Analysis, Multicycle Paths, Crossing Clock Domains, False Paths, Half-Cycle Paths, Removal Timing Check, Recovery Timing Check, Timing across Clock Domains, Examples, Half-cycle Path - Case 1, Half-cycle Path - Case 2, Fast to Slow Clock Domain, Slow to Fast Clock Domain, Multiple Clocks.

Learning Resources:

6. J. Bhasker, Rakesh Chadha "Static Timing Analysis for Nanometer Designs A Practical Approach" springer, 2009.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests : 2 Max. Marks for each Internal Tests : 30

2. No. of Assignments : 3 Max. Marks for each Assignment : 5

3. No. of Quizzes : 3 Max. Marks for each Quiz Test : 5

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Dissertation - Phase - I / Internship

SYLLABUS FOR M.E. ECE (ES&VLSID) - III SEMESTER

L:T:P(Hrs./week): 0:0:8	SEE Marks: -	Course Code: PI22PW319EC		
Credits: 4	CIE Marks: 100	Duration of SEE : -		

COURSE OBJECTIVES	COURSE OUTCOMES				
Prepare the student for a	On completion of the course, students will be able to				
systematic and independent	1. To select the complex engineering problems				
study of the state of the art	beneficial to the society and develop solutions with				
topics in a broad area of	appropriate considerations in the area of VLSI and				
his/her specialization	embedded systems.				
	2. To apply modern tools and analyze the results to				
	provide valid conclusions.				
	3. To communicate effectively the solutions with report				
	and presentation following ethics				
	4. To adapt for the advanced technological changes				
	5. To work in teams and apply management principles				
	to complete the project economically				

CO-PO Mapping

	.~PP3				
CO	PO1	PO2	PO3	PO4	PO5
CO1	2	2			
CO2				3	
CO3			2		
CO4			2		
CO5					3

The students must be given clear guidelines to execute and complete the project on which they have delivered a seminar in the 3rd semester of the course.

All projects will be monitored at least twice in a semester through student's presentation. Sessional marks should be based on the grades/marks, awarded by a monitoring committee of faculty members as also marks given by the supervisor.

Efforts be made that some of the projects are carries out in industries with the help of industry coordinates.

Common norms will be established for documentation of the project report by the respective department.

The final project reports must be submitted two weeks before the last working day of the semester.

The project works must be evaluated by departmental committee containing of HOD, two senior faculty and supervisor.

+ Excellent / Very Good / Good/Satisfactory / Unsatisfactory

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) DEPARTMENTOF ELECTRONICS AND COMMUNICATIONS ENGINEERING

SCHEME OF INSTRUCTION AND EXAMINATION FOR

M.E - ECE (ES&VLSID): EMBEDDED SYSTEMS AND VLSI DESIGN

IV-SEMESTER under CBCS Scheme for 2023-24 Batch (R-22)

	M.E - ECE (ES&VLSID) IV-SEMESTER								
S. No. Course Code		Name of the Course	Scheme of Instruction		Scheme of Examination				
	Course Code		Hours per Week		Duration	Maximum Marks		Credits	
			L	Т	P/D	in Hrs	SEE	CIE	Cre
1	PI22PW419EC	Dissertation-Phase-II / Internship	-	-	20	-	Viva-Voce (Grade)		10
	MOOCs Certification Course : 8 or 12 weeks duration		ı	-	-	-	ı		2
	TOTAL			•	20	•	ı	-	12
			20						

DEAPRTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Dissertation - Phase - II / Internship

SYLLABUS FOR M.E. ECE (ES&VLSID) - IV SEMESTER

L:T:P(Hrs./week):0:0:20	SEE Marks: -	Course Code:	PI22PW419EC
Credits: 10	CIE Marks: Viva	-Voce Grade	Duration of SEE:

COURSE OBJECTIVES	COURSE OUTCOMES				
Prepare the student for a systematic and independent study of the state of the art topics in a broad area of his/her specialization	On completion of the course, students will be able to 1. To select the complex engineering problems beneficial to the society and develop solutions with appropriate considerations in the area of VLSI and embedded systems. 2. To apply modern tools and analyze the results to provide valid conclusions. 3. To communicate effectively the solutions with report and presentation following ethics 4. To adapt for the advanced technological changes				
	To work in teams and apply management principles to complete the project economically				

CO-PO Mapping

oo i o i iappiiig							
CO	PO1	PO2	PO3	PO4	PO5		
CO1	2	2					
CO2				3			
CO3			2				
CO4			2				
CO5					3		

The students must be given clear guidelines to execute and complete the project on which they have delivered a seminar in the 3rd semester of the course.

All projects will be monitored at least twice in a semester through student's presentation. Sessional marks should be based on the grades/marks, awarded by a monitoring committee of faculty members as also marks given by the supervisor. Efforts be made that some of the projects are carries out in industries with the help of industry coordinates.

Common norms will be established for documentation of the project report by the respective department.

The final project reports must be submitted two weeks before the last working day of the semester.

The project works must be evaluated by an external examiner and based on his comments a viva voice will be conducted by the departmental committee containing of HOD, two senior faculty and supervisor.

+ Excellent / Very Good / Good/Satisfactory / Unsatisfactory