

**VASAVI COLLEGE OF ENGINEERING
(AUTONOMOUS)**
ACCREDITED BY NAAC WITH 'A++' GRADE
Ibrahimbagh, Hyderabad-31
Approved by A.I.C.T.E., New Delhi and
Affiliated to Osmania University, Hyderabad-07

**Sponsored
by
VASAVI ACADEMY OF EDUCATION
Hyderabad**



**SCHEME OF INSTRUCTION AND SYLLABI UNDER CBCS FOR
B.E. (ECE) V and VI Semesters
With effect from 2025-26
(For the batch admitted in 2023-24)
(R-23)**



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
Phones: +91-40-23146040, 23146041
Fax: +91-40-23146090

Institute Vision

Striving for a symbiosis of technological excellence and human values

Institute Mission

To arm young brains with competitive technology and nurture holistic development of the individuals for a better tomorrow

Department Vision

Striving for excellence in teaching, training and research in the areas of Electronics and Communication Engineering and fostering ethical values

Department Mission

To inculcate a spirit of scientific temper and analytical thinking and train the students in contemporary technologies in Electronics and Communication Engineering to meet the needs of the industry and society with ethical values

B.E (ECE) Program Educational Objectives (PEO's)	
PEO I	Graduates will be able to identify, analyze and solve engineering problems.
PEO II	Graduates will be able to succeed in their careers, higher education, and research.
PEO III	Graduates will be able to excel individually and in multidisciplinary teams to solve industry and societal problems.
PEO IV	Graduates will be able to exhibit leadership qualities and lifelong learning skills with ethical values.

B.E. (ECE) PROGRAM OUTCOMES (PO's)	
Engineering Graduates will be able to:	
PO1	Engineering Knowledge: Apply the knowledge of mathematics, science, engineering fundamentals and an engineering specialization to the solution of complex engineering problems.
PO2	Problem Analysis: Identify, formulate, review research literature and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences and engineering sciences.
PO3	Design / development of solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety and the cultural, societal and environmental considerations.
PO4	Conduct investigations of complex problems: Use research based knowledge and research methods including design of experiments, analysis and interpretation of data and synthesis of the information to provide valid conclusions.
PO5	Modern tool usage: Create, select and apply appropriate techniques, resources and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
PO6	The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
PO7	Environment and sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts and demonstrate the knowledge of and need for sustainable development.
PO8	Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
PO9	Individual and team work: Function effectively as an individual and as a member or leader in diverse teams and in multidisciplinary settings.
PO10	Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, give and receive clear instructions.
PO11	Project management and finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO12	Lifelong learning: Recognize the need, and for have the preparation and ability to engage in independent and lifelong learning in the broadest context of technological change.

B.E (ECE) PROGRAM SPECIFIC OUTCOMES (PSO's)	
PSO I	ECE students will be able to analyze and offer circuit and system level solutions for complex electronics engineering problems, keeping in mind the latest technological trends.
PSO II	ECE students will be able to apply the acquired knowledge and skills in modeling and simulation of communication systems.
PSO III	ECE students will be able to implement signal and image processing techniques for real time applications.

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) :: IBRAHIMBAGH, HYDERABAD – 500 031
 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
 SCHEME OF INSTRUCTION AND EXAMINATION (**R-23**) :: B.E. - ECE : FIFTH SEMESTER (2025 - 26)

B.E (ECE) V - SEMESTER								
Course Code	Name of the Course	Scheme of Instruction			Scheme of Examination			Credits
		Hours per Week			Duration in Hrs	Maximum Marks		
		L	T	P		SEE	CIE	
THEORY								
U23PC510EC	Microprocessors and Microcontrollers	3	-	-	3	60	40	3
U23PC520EC	Integrated Circuits and Applications	3	-	-	3	60	40	3
U23PC530EC	Analog and Digital Communication Systems	3	-	-	3	60	40	3
U23PC540EC	Antennas and Wave Propagation	3	1	-	3	60	40	4
U23OE5XXXX	Open Elective - III	3	-	-	3	60	40	3
U23HS510EH	Skill Development Course-V: Communication Skills in English-II	1	-	-	2	40	30	1
U23PE510EC	Skill Development Course-VI: Technical Skills - II	1	-	-	2	40	30	1
PRACTICALS								
U23PC511EC	Microprocessors and Microcontrollers Lab	-	-	2	3	50	30	1
U23PC521EC	Integrated Circuits and Applications Lab	-	-	2	3	50	30	1
U23PC531EC	Analog and Digital Communication Systems Lab	-	-	2	3	50	30	1
U23PW519EC	Mini Project – II	-	-	2	-	50	30	1
TOTAL		17	1	8		580	380	22
GRAND TOTAL		26				960		
Left over hours will be allocated for : Sports / Library / Mentor - Mentee Interaction / CC / RC / TC / ECA / CCA								
Note: Every Student shall complete one NPTEL course certification of 8 weeks duration (equivalent to 2 credits weightage) by the end of VI-Semester.								

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Microprocessors and Microcontrollers

SYLLABUS FOR B.E. (ECE) V - SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code: U23PC510EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> 1. Understand the architecture, register organization, and memory segmentation of the 8086 microprocessor, including its operating modes and interrupt handling. 2. Learn the architecture and internal organization of the 8051 microcontroller and program its on-chip peripherals using Embedded C. 3. Develop skills to interface off-chip peripherals such as memory devices, sensors, displays, and motors with the 8051 microcontroller. 4. Gain knowledge of ARM processor architecture, including core data flow, processor modes, and exception/interrupt handling mechanisms. 5. Understand ARM memory management concepts, including virtual memory, MMU operation, memory management policies, and emerging AI applications in ARM SoCs. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Explain the internal structure and operational features of the 8086 microprocessor and differentiate between minimum and maximum mode operations. 2. Write and debug Embedded C programs for the 8051 microcontroller to control timers, serial communication, and interrupts. 3. Design and implement hardware and software interfaces for off-chip peripherals like ADCs, DACs, LCDs, and motors with the 8051 microcontroller. 4. Analyze ARM processor architecture, including its modes of operation and interrupt handling for real-time embedded applications. 5. Demonstrate understanding of ARM memory management techniques and discuss the application of AI in optimizing ARM SoC performance.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	3											3		
CO2	3	3	3		2								3		
CO3	3	3	3		2								3	1	1
CO4	3	3		2									3	1	1
CO5	3	2		2									3	1	1

UNIT - I:

8086 Architecture: 8086 Architecture, Register Organization, Memory segmentation, Pin configuration, latching of address bus, Buffering of data bus. Minimum and Maximum mode operations; control signal interfacing for read and write operations; Organization of stack, Interrupt Vector Table

UNIT - II:

8051 Microcontroller and On chip Programming using embedded C:

Architecture of 8051, Pin configuration, built-in ROM & RAM organization, Stack organization, Addressing modes Instruction set of 8051. 8051 Timers in different modes Programming in all modes, 8051 Serial data communication and Programming, Interrupt programming

UNIT - III:

8051 Microcontroller and OFF chip Programming using embedded C

Off-chip EPROM, SRAM, Sensor interface– ADC0804, ADC0808; DAC interface, Interfacing Seven-segment display, 2x16 LCD, 4x3 Matrix Keyboard, DC Motor, Stepper Motor. Interfacing and programming

UNIT - IV:

ARM Architecture, Exceptions and Interrupts: Evolution of ARM architecture, ARM's role in embedded systems and real-time applications, ARM Core Data flow model, Overview of ARM processor modes, General purpose registers and special registers, ARM Cortex-A vs Cortex-M. Exceptions and Interrupt Handling, Interaction between CPU and interrupt controller in ARM SoCs.

UNIT - V:

ARM Memory Management & Policies, Applications: Addressing modes (physical vs virtual addresses), Virtual memory concepts and paging basics, Memory Management Unit (MMU) role and configuration, Typical memory map layout on ARM Cortex-A SoCs. Memory Management Policies: Page replacement algorithms (LRU, FIFO, Clock), Memory allocation strategies (contiguous, paging, segmentation).

AI Relevance: AI-assisted branch prediction and pipeline scheduling, Machine learning for memory hierarchy optimization, Introduction to NPUs and neural accelerators in ARM SoCs, AI in hardware security and anomaly detection.

Learning Resources:

1. Learning Resources: 1. Ray A.K & Bhurchandhi K.M, "Advanced Microprocessor and Peripherals," 2/e, TMH, 2007.
2. Mazidi M.A, Mazidi J.G & Rolin D. Mckinlay, "The 8051 Microcontroller & Embedded Systems using Assembly and C," 2/e, Pearson Education, 2007.
3. Microcontrollers by Dr. Santhanu chatopadhyaya, IIT Kharagpur https://onlinecourses.nptel.ac.in/noc18_ec03/course
4. "ARM System Developer's Guide: Designing and Optimizing System Software" by Andrew N. Sloss, Dominic Symes, and Chris Wright

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	:	<input type="text" value="2"/>	Max. Marks for each Internal Test	:	<input type="text" value="30"/>
2. No. of Assignments	:	<input type="text" value="3"/>	Max. Marks for each Assignment	:	<input type="text" value="5"/>
3. No. of Quizzes	:	<input type="text" value="3"/>	Max. Marks for each Quiz Test	:	<input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Integrated Circuits and Applications

SYLLABUS FOR B.E. (ECE) V - SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code: U23PC520EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
Student will : 1. Understanding basic IC amplifier concepts 2. Designing circuits with op-amps 3. Analysis and design of applications using IC regulators and 555 timer 4. Understanding analog-to-digital and digital-to-analog conversion 5. Analyze logic families and digital IC circuits	On completion of the course, students will be able to 1. Analyze IC based amplifiers 2. Illustrate the internal circuit, parameters and features of op-amp. 3. Design of linear and non-linear circuits using op-amp. 4. Design and analyze various applications using ICs, such as 555, 723. 5. Design and analyze applications using different combinational and Sequential circuits (IC's)

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	3											3		
CO2	2	3	3										3		
CO3	2	3	3										3		
CO4	2	3	3	3									3		
CO5	2	3	3										3		

UNIT - I:

IC Amplifiers: Differential amplifier modes, basic current mirror, Wilson MOS mirror, Cascode amplifier (common source), Operational Transconductance amplifier.

UNIT - II:

Integrated Circuits and Op-Amp Applications: Chip Size and Circuit Complexity, Ideal and Practical Op-Amp, Op-Amp Characteristics - DC, AC-Slew Rate and Frequency Response, 741Op-Amp, Modes of Operation: Inverting, Non-Inverting and Differential.

Op-Amp Applications: Basic Applications of Op-Amp, Instrumentation Amplifier, Sample & Hold Circuits, Differentiators and Integrators, Comparators, Schmitt Trigger.

UNIT - III:

555 Timers: Functional Diagram, Monostable, Astable Operations and

Applications.

IC Regulators: Analysis and design of fixed voltage regulators & IC 723 voltage regulator

UNIT - IV:

Data convertors : Basic DAC Techniques – Weighted Resistor Type, R-2RLadder Type, Inverted R- 2R Type DAC's Different types of ADCs – Parallel Comparator Type, Successive Approximation Register Type and Dual Slope Type.

UNIT - V:

Logic Families: Classification of Digital Integrated Circuits, Standard TTL NAND Gate-Analysis, Tristate TTL, CMOS Tristate Outputs. Comparison of various Logic Families.

Digital IC Applications: TTL & CMOS 74XX Series ICs: BCD to 7-segment decoder/driver - 7447, IC Counters – 74163 & 7490, Shift Registers – 7495.

Learning Resources:

1. Op-amps and Linear Integrated Circuits, Ramakant A. Gayakwad, Prentice Hall, 2003.
2. Linear Integrated Circuits, D. Roy Chowdhury, 3rd Edition, New Age International (P) Ltd., 2008.
3. Ronald J. Tocci, Neal S. Widmer & Gregory L.Moss, "Digital Systems: Principles and Applications," PHI, 10/e, 2009.
4. Behzad Razavi "Design of Analog CMOS Integrated Circuits", Second Edition, Mc GRAW HILL,2001.
5. <https://nptel.ac.in/courses/108108111/>

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	: <input type="text" value="2"/>	Max. Marks for each Internal Test	: <input type="text" value="30"/>
2. No. of Assignments	: <input type="text" value="3"/>	Max. Marks for each Assignment	: <input type="text" value="5"/>
3. No. of Quizzes	: <input type="text" value="3"/>	Max. Marks for each Quiz Test	: <input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Analog and Digital Communication Systems

SYLLABUS FOR B.E. (ECE) V - SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code: U23PC530EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> To provide a comprehensive understanding on analog modulation techniques. To impart knowledge of the fundamental functions and architectures of transmitters and receivers. To perform baseband modulation and demodulation To modulate and demodulate digital signals. To apply error control coding techniques on digital signals. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Apply the principles of amplitude modulation to implement modulators and demodulators for AM, DSBSC, and SSBSC systems Design frequency modulation transmitters for specified frequencies and evaluate the performance of superheterodyne receivers. Apply source coding and pulse modulation techniques to convert analog signals into digital form. Estimate the BER for various digital modulation schemes and implement encoding/decoding techniques for error control. Model analog and digital communication systems and implement a course based project.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	2	3		2	3								1	3	
CO2	2	3	3	2	3									3	3
CO3	2	3											2	3	3
CO4	2	3		3	2		3							3	
CO5	2	2	2	2	3			3	3	3	3			3	3

UNIT - I:

Amplitude modulation: Principle of modulation, Quantitative analysis of amplitude modulation: AM, DSBSC, SSBSC. Square law modulator, Switching Modulator, Square law detector, Envelope detector. Balanced modulator, Ring modulator, coherent detection of DSBSC. Generation of SSBSC and coherent detection of SSBSC, frequency division multiplexing. Figure of merit and Noise considerations in AM, DSBSC, SSBSC, Costas loop.

UNIT - II:

Angle Modulation: Principle of angle modulation, Phase modulation, frequency modulation, Quantitative analysis of frequency modulation, NBFM, WBFM. Direct method of FM generation, Armstrong method of FM generation, Foster-Sealey detector, Spectrum Analysis of Sinusoidal FM Wave using Bessel functions, Pre emphasis and De-emphasis, Threshold effect in angle modulation, amplitude limiter.

Transmitters and receivers:

Functions of a transmitter and receiver. TRF receiver, Super heterodyne receiver: Intermediate frequency, Image frequency, AGC.

UNIT - III:

Pulse Modulation: Principles of Pulse modulation- generation and detection of PAM, Aperture effect, Generation and detection of PWM and PPM signals. Quantization, Types of quantization, Companding, Pulse code modulation (PCM), Delta modulation, Adaptive delta modulation, Time Division multiplexing. Noise considerations in PCM and DM.

UNIT - IV:

Digital communication: Baseband Pulse Transmission- Inter symbol Interference, Eye diagram, Error vector magnitude, Pass band Digital Modulation schemes- ASK, PSK, FSK, M- ary signaling. Generation and detection of digital modulation techniques. Optimum detection of signals in noise, Coherent receiver, matched filter -Probability of Error evaluations.

UNIT - V:

Error Control Coding: Types of transmission errors, need for error control coding, Source coding, Shannon – Fano algorithm and Huffman coding. Coding efficiency, Linear Block Codes (LBC):, Encoder, Syndrome and error detection, Convolutional code: Encoder, Decoder. AI-Powered Advancements in Digital Communication, Channel estimation, Error detection and correction, Noise analysis.

Learning Resources:

1. Singh, R.P. and Sapre, S.D., "Communication Systems," TMH, 2017.
2. Simon Haykin, "Communication Systems," 5/e, Wiley India.
3. Sam Shanmugham.K., "Digital and Analog Communication Systems," Wiley, 2005.
4. Communication Systems (Analog and Digital) by Dr. Sanjay Sharma, 2013
5. Modern Digital And Analog Communication Systems: Fourth Edition by B.P. Lathi, Zhi Ding, et al. | 1 July 2017
6. <https://nptel.ac.in/courses/117105143/>
7. <https://nptel.ac.in/courses/108104091/>
8. <https://nptel.ac.in/courses/117105144/>
9. <https://nptel.ac.in/courses/108104098/>

Guidelines for course based projects:

- Batch size shall be 3 to 4 students per batch.
- Project topics may be chosen by the student with advice and approval from the faculty members offering the course.
- Students have to submit a one-page abstract in the beginning of project work
- Output of the course based project should be demonstrable / measurable / outcome based.
- Finalization of the project topics, batches formation and project review schedule should be completed by the end of week-2. Project work will be carried out by the students from week-3 onwards.
- One review will be conducted for evaluating the project from week-10 to week-13 as per the schedules announced.
- Students will give a 20 minutes presentation through power point presentation followed by a 10 minutes discussion.
- Students are required to submit project report.

Assessment and Evaluation of Course Based Project:

The total marks should be a maximum of five (05) earmarked for Course-based project. The marks secured by the students in the respective Course-based project should be considered in lieu of one assignment i.e., for five marks. However, the total marks towards assignment marks for that course should be the average of marks secured in the other two assignments and marks secured in the Course-based project.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	:	<input type="text" value="2"/>	Max. Marks for each Internal Test	:	<input type="text" value="30"/>
2. No. of Assignments	:	<input type="text" value="2"/>	Max. Marks for each Assignment	:	<input type="text" value="5"/>
3. No. of Quizzes	:	<input type="text" value="3"/>	Max. Marks for each Quiz Test	:	<input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Antennas and Wave Propagation

SYLLABUS FOR B.E. (ECE) V – SEMESTER

L:T:P (Hrs./week): 3:1:0	SEE Marks : 60	Course Code: U23PC540EC
Credits : 4	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> Understanding the basic principles of antenna radiation and the importance of key antenna parameters. Analysing the radiation characteristics of thin wire dipole antenna, monopole antenna and loop antenna. Explore antenna array requirements and implement antennas through project-based approach Characterization of UHF & VHF antennas and microstrip antenna. Understand the phenomenon smart antennas and wave propagation 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Describe the basic principles of radiation and antenna parameters. Analyze and design wire and loop antennas. Apply the antenna fundamentals in antenna array analysis and implement course based project in antenna design. Evaluate the behaviour and performance of various VHF, UHF and Microwave Antennas. Compare modes of wave propagation for different applications and smart antennas for wireless communication.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	3										2		3	
CO2	3	3	3									2		3	
CO3	3	3	3		3			3	3	3	3	2		3	
CO4	2	3		2	2	2	3					2		3	
CO5	2	3		2	2	2	3				3	2		3	

UNIT-I:

Antenna Basics: Principles of radiation-single wire, two wire, current distribution on a thin wire antenna, retarded potential, isotropic radiator. Antenna parameters: Radiation pattern, Beam area, Beam efficiency, radiation intensity, Antenna temperature, Antenna field regions, Gain, directivity, Antenna Polarization, effective length, Antenna Impedance, effective aperture and aperture efficiency, Friis transmission equation.

UNIT-II:

Analysis of wire Antennas: Infinitesimal dipole, region separation, Half

wave dipole, quarter wave mono pole, Ground effects, small circular loop Antenna.

ADS tool flow to carryout course based project.

UNIT-III:

Antenna Arrays: Introduction, Point sources, Array of two isotropic point sources, Linear Arrays of N isotropic point sources of equal amplitude and spacing, principle of pattern multiplication, Broad Side Array, End Fire Array, Binomial Array, Optimization of antenna arrays using AI tools to avoid grating lobes

UNIT-IV:

VHF, UHF and Microwave Antennas: Helical Antenna-Geometry, Helix modes, Design considerations for Helical Antenna, Horn Antenna, Parabolic Reflector Antenna, Yagi-Uda Array. Micro strip Antenna- Basic characteristics of micro strip antenna, feeding methods, Advanced antennas for spacecraft applications. Introduction to Fractal antenna.

UNIT-V:

Smart Antennas and Wave Propagation: Basic Concepts of Smart Antennas, types of smart antennas Different modes of Radio Wave propagation: Ground wave propagation, Sky wave propagation and Space wave propagation. Introduction to EMI/EMC.

Learning Resources:

1. J.D. Kraus, "Antennas and Wave propagation", McGraw Hill, 5th edition, 2017.
2. C.A. Balanis, "Antenna Theory - Analysis and Design", John Wiley, 4th edition, 2015.
3. K.D. Prasad, "Antenna and Wave Propagation", Satya Prakashan Publishing Company, 2009.
4. I.J. Bahl and P. Bhartia, "Micro Strip Antennas", Artech House, 1980.
5. R.E. Crompton, Adaptive Antennas, John Wiley.
6. https://onlinecourses.nptel.ac.in/noc20_ee20/preview

Guidelines for course based projects:

- Batch size shall be 3 to 4 students per batch.
- Project topics may be chosen by the student with advice and approval from the faculty members offering the course.
- Students have to submit a one-page abstract in the beginning of project work
- Output of the course based project should be demonstrable / measurable / outcome based.
- Finalization of the project topics, batches formation and project review schedule should be completed by the end of week-2. Project work will be carried out by the students from week-3 onwards.

- One review will be conducted for evaluating the project from week-10 to week-13 as per the schedules announced.
- Students will give a 20 minutes presentation through power point presentation followed by a 10 minutes discussion.
- Students are required to submit project report.

Assessment and Evaluation of Course Based Project:

The total marks should be a maximum of five (05) earmarked for Course-based project. The marks secured by the students in the respective Course-based project should be considered in lieu of one assignment i.e., for five marks. However, the total marks towards assignment marks for that course should be the average of marks secured in the other two assignments and marks secured in the Course-based project.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	:	<input type="text" value="2"/>	Max. Marks for each Internal Test	:	<input type="text" value="30"/>
2. No. of Assignments	:	<input type="text" value="2"/>	Max. Marks for each Assignment	:	<input type="text" value="5"/>
3. No. of Quizzes	:	<input type="text" value="3"/>	Max. Marks for each Quiz Test	:	<input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF HUMANITIES & SOCIAL SCIENCES

**Skill Development Course - V:
Communication Skills in English - II**

SYLLABUS FOR B.E. V - SEMESTER (Common to all branches)

L:T:P (Hrs./week): 2:0:0	SEE Marks : 40	Course Code: U23HS510EH
Credits : 1	CIE Marks : 30	Duration of SEE : 2 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<p>The course will enable the learners to:</p> <ol style="list-style-type: none"> 1. Get students proficient in both receptive and productive skills 2. Enable students to build strategies for effective group interaction and help them in developing decisive awareness and personality while maintaining emotional balance. 3. To introduce students to an ideal structure for a presentation 4. To develop and improve writing and study skills needed for college work. 	<p>At the end of the course the learners will be able to: -</p> <ol style="list-style-type: none"> 1. Participate in group and forum discussions by providing factual information, possible solutions, and examples 2. Present a topic by picking up the key points from the arguments placed. 3. Read between the lines and write informed opinions. 4. Prepare, present, and analyze reports

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1									3	3		2			
CO2										3		2			
CO3										3		2			
CO4		2							2	3		2			

UNIT-1: Delightful Discussions

Equips participants with group discussion strategies using Six Thinking Hats, point generation, and summarization techniques, along with case study-based discussions to enhance analytical thinking.

1.1 Six Thinking Hats

1.2 Group Discussion Techniques (Initiation Techniques, Generating Points, Summarization techniques)

1.3 Case Study Based Group Discussions

UNIT-2: Powerful Presentations

Develops the ability to deliver clear, persuasive, and structured presentations using the Toulmin model, with practical exposure to JAM (Just A Minute) and extempore speaking exercises.

- 2.1 Concise Cogent Presentation
- 2.2 Persuasion skills
- 2.3 Toulmin Model
- 2.4 Biker B - JAM and Extempore

UNIT-3: Fact, Observation and Inference

Builds critical reading and thinking skills to differentiate facts from opinions, make accurate inferences, identify main ideas, and draw logical conclusions from various texts.

- 3.1 Discernment of fact and opinion
- 3.2 Note making and Inference
- 3.3 Main idea identification
- 3.4 Logical Conclusions

UNIT-4: Effective Technical Writing

Trains learners in crafting technical reports, descriptive image-based writing, and composing insightful book and movie reviews with clarity and coherence.

- 4.1 Report writing
- 4.2 Image Writing
- 4.3 Book Reviews
- 4.4 Movie Reviews

Learning Resources:

- 1. How to Win Friends and Influence People by Dale Carnegie. ...
- 2. Crucial Conversations: Tools for Talking When Stakes Are High by Kerry Patterson, Joseph Grenny, Ron McMillan, and Al Switzler. ...
- 3. Difficult Conversations: How to Have Conversations that Matter the Most by Douglas Stone, Bruce Patton, Sheila Heen, and Roger Fisher.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	: <input type="text" value="2"/>	Max. Marks for each Internal Test	: <input type="text" value="20"/>
2. No. of Assignments	: <input type="text" value="2"/>	Max. Marks for each Assignment	: <input type="text" value="5"/>
3. No. of Quizzes	: <input type="text" value="2"/>	Max. Marks for each Quiz Test	: <input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Microprocessors and Microcontrollers Lab

SYLLABUS FOR B.E. (ECE) V - Semester

L:T:P (Hrs./week): 0:0:2	SEE Marks : 50	Course Code: U23PC511EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> 1. To provide hands-on experience with 8086 microprocessor assembly language programming, including arithmetic, data transfer, string operations, and sorting. 2. To explore Embedded C programming for the 8051 microcontroller, including arithmetic/logical operations, timer programming, serial communication, and interrupt handling. 3. To develop practical skills in interfacing external devices (motors, LCD, keypad, DAC) with the 8051 microcontroller using Embedded C and simulation tools (Keil IDE & Proteus). 4. To enable students to understand and apply low-level programming concepts of the ARM architecture by developing and simulating assembly language programs focusing on arithmetic, logical operations, addressing modes, and control flow using QEMU, thereby laying a strong foundation for bare-metal and embedded system development. 5. To foster problem-solving skills by engaging students in course based projects, where they apply learned skills to interface sensors, actuators, and communication protocols on the ARM Development platforms. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Write and execute assembly programs on the 8086 microprocessor for arithmetic operations, data transfer, and string manipulations. 2. Develop Embedded C programs for the 8051 microcontroller to implement arithmetic/logical operations, timers, UART serial communication, and interrupt handling. 3. Interface peripherals (stepper motor, DC motor, LCD, keypad, DAC) with the 8051 microcontroller using Keil IDE and Proteus simulation software. 4. Demonstrate the ability to develop, simulate, and debug ARM assembly language programs involving arithmetic, logical operations, addressing modes, and control flow using QEMU on a Linux/Windows environment. 5. Design and implement a course based project using ARM Based Development Boards to demonstrate IoT communication, actuator control, and sensor data processing.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2	1		3			2	2				3		
CO2	2	2	1		3			2	2				3	1	1
CO3	2	2	1	1	3			2	2				3	1	1
CO4	2	2	1	1	3			2	2				3	1	1
CO5	2	2	3	3	3	2		3	3	3	3	2	3	1	1

Cycle – I:

Assembly language programming for 8086 μ P using Assembler

1. Execution of basic programs on 8086 microprocessor (8 bit and 16 bit arithmetic operations).
2. Programs for data transfer, String searching and sorting

Embedded C programming for 8051 µC using Keil IDE

3. Programs related to arithmetic, logical and Shift Instructions.
4. Timer programming.
5. Serial communication using UART protocols
6. Interrupt Programming

Cycle-II

Embedded C programming with 8051 using Keil IDE & Proteus for off chip peripheral interface

7. Interfacing motors- DC and Stepper
8. LCD display interfacing.
9. Matrix Keypad interfacing.
10. DAC Interfacing with 8051µc

ARM Programming Using QEMU/ARM Simulator

11. Assembly language programs on arithmetic and logical operations
12. ARM Addressing modes and Branching Instructions

Course-Based Project: Students need to Carryout Course Based project using ARM development board/ ARM Processor boards. Course based projects related to: LED and Button Interfacing/Sensor Interfacing/Actuator Control / IoT Data Upload.

Guidelines for course based projects:

- Batch size shall be 3 to 4 students per batch.
- Project topics may be chosen by the student with advice and approval from the faculty members offering the course.
- Students have to submit a one-page abstract in the beginning of project work
- Output of the course based project should be demonstrable / measurable / outcome based.
- Finalization of the project topics, batches formation and project review schedule should be completed by the end of week-2. Project work will be carried out by the students from week-3 onwards.
- One review will be conducted for evaluating the project from week-10 to week-13 as per the schedules announced.
- Students will give a 20 minutes presentation through power point presentation followed by a 10 minutes discussion.
- Students are required to submit project report.

The break-up of CIE:

1. No. of Internal Test	:	1
2. Marks earmarked for Course-based Project	:	05
3. Marks earmarked for day-to-day lab class assessment	:	13
4. Marks earmarked for lab internal test	:	12

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Integrated Circuits and Applications Lab

SYLLABUS FOR B.E. (ECE) V - SEMESTER

L:T:P (Hrs./week): 0:0:2	SEE Marks : 50	Course Code: U23PC521EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
Students will, 1. Simulate and compare different amplifiers 2. Implement and verify basic applications of op-amp 3. Design and implement applications using ic555 and ic723. 4. Analyse and simulate sample & hold circuit using opamp 5. Develop applications using digital IC's	On completion of the course, students will be able to 1. Design and simulate IC amplifiers using EDA tools. 2. Implementing and Testing Various Op- Amp based circuits. 3. Design and verify the combinational and sequential circuits. 4. Examine the performance of various 555 timer Applications. 5. Design & verify regulator using IC723 for given specifications.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	3	3	3	3			2	3				3		
CO2	3	3			3			2	3				3		3
CO3	3	3	3	3	3			2	3				3		
CO4	3	3			3			2	3				3		
CO5	3	3	3	3	3			2	3				3		

CYCLE - I Experiments

- Op-Amp Amplifiers: Inverting and Non-Inverting Amplifiers, Voltage Follower using Op-Amp.
- Arithmetic Circuits: Summer, Integrator & Differentiator using Op-Amp.
- Triangle and Square wave Generators using Op-Amp.
- IC Regulators and current boosting.
- Applications of 555 Timer.
- Interfacing counters with 7-segment LED/LCD display units.

CYCLE - II Experiment

Simulation experiments using Cadence tool

1. Simulate two inputs CMOS NAND gate and plot its transfer characteristics.
2. Design and simulate Wilson Current mirror.
3. Design and simulate operational transconductance amplifier
4. Design and Simulate Schmitt trigger using Op-Amp
5. Simulate sample and hold circuit using Op-Amp.
6. Design and simulate R-2R ladder DAC

General Note:

1. Atleast 5 experiments from each part.
2. A total of not less than 10 experiments must be carried out during the semester.
3. Analysis and design of circuits, wherever possible, should be carried out using SPICE tools.

New / Additional experiments planned:

1. Simulate and analyze the behavior of a tristate CMOS inverter
2. Design and simulate flash type ADC

Mini Project(s):

Implementation/simulation of mini projects using linear and digital ICs.

Learning Resources / Tools :

1. <http://www.ti.com/lit/an/sboa092b/sboa092b.pdf>
2. <https://www.electrical4u.com/applications-of-op-amp/>

The break-up of CIE:

1.	No. of Internal Test	:	<table border="1"><tr><td>1</td></tr></table>	1
1				
2.	Max. Marks for internal test	:	<table border="1"><tr><td>12</td></tr></table>	12
12				
3.	Marks for day-to-day laboratory class work	:	<table border="1"><tr><td>18</td></tr></table>	18
18				

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Analog and Digital Communication Systems Lab

SYLLABUS FOR B.E. (ECE) V - SEMESTER

L:T:P (Hrs./week): 0:0:2	SEE Marks : 50	Course Code: U23PC531EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. To familiarize students with the practical implementation of analog and digital modulation and demodulation techniques. 2. To provide hands-on experience in the and analysis of communication systems using standard hardware and simulation tools. 3. To enable students to understand and evaluate the performance of various modulation schemes 4. To develop skills for constructing and analyzing communication signals in time and frequency domains. 5. To build competency in using MATLAB/Simulink/ Communication toolbox for communication experiments.	On completion of the course, students will be able to 1. Estimate the transmitted power and bandwidth of analog modulation scheme. 2. Apply concepts of multiplexing to RF signals in time domain and frequency domain. 3. Generation and detection of digital modulated signals. 4. Model a digital communication system 5. Evaluate the performance of a digital receiver.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	3		2				2	3	1			2	3	
CO2	3	2		2				2	3	1			2	3	
CO3	2				3			2	3	1				3	
CO4	2	2	3		3			2	3	1				3	
CO5	2	2		2	3			2	3	1				3	

Cycle-I

- (i) Modulation and demodulation of DSB with full carrier.
(ii) AM radio signal reception using Superheterodyne receiver
- (i) Generation of DSBSC and SSBSC signals and demodulation.
(ii) Frequency division multiplexing and demultiplexing
- (i) Modulation and demodulation of FM Signal
(ii) FM signal reception using Superheterodyne receiver
- (i) Characteristics of Pre emphasis and deemphasis
(ii) Spectrum analyzer and analysis of AM, FM signals
- (i) Generation and detection of PAM signals

(ii) Time division multiplexing of PAM signals

6. (i) Generation and detection of PWM signals (ii) Generation and detection of PPM signals

Cycle- II:

Simulation using MATLAB/Communication Toolbox/Simulink

7. Modeling and Simulation of a PCM Communication System
8. Simulation of ASK/PSK/FSK Transceiver Systems in Simulink
9. Implementation of AGC for Dynamic Signal Conditioning in Receiver Systems
10. Estimate Symbol Rate/Bit error rate for QAM Modulation in AWGN Channel in MATLAB
11. End to end simulation of 8-PSK communication system in MATLAB
12. Modeling QPSK Modulation Scheme and evaluating its performance in noisy environments

General Note:

1. At least 5 experiments from each part.
2. A total of not less than 10 experiments must be carried out during the semester.

New / Additional experiments planned:

1. Introducing SystemVue tool for signal analysis.
2. Wireless transmission of signals using SDR platform.

Learning Resources/ Tools:

Tools: MATLAB, Simulink, SystemVue

1. Communication systems by V. Chandra Sekar, SASTRA University, Oxford University Press, 2013, ISBN: 9780198078050
2. Digital Communication Systems Using MATLAB and Simulink, Second Edition by Dennis Silage
3. Communication Systems Modeling and Simulation using MATLAB and Simulink 1st Edition by K. C. Raveendranathan

The break-up of CIE :

1. No. of Internal Test	:	1
2. Max. Marks for internal test	:	12
3. Marks for day-to-day laboratory class work	:	18

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Mini Project - II

SYLLABUS FOR B.E. (ECE) V - SEMESTER

L:T:P (Hrs./week): 0:0:2	SEE Marks : 50	Course Code: U23PW519EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3

COURSE OBJECTIVES	COURSE OUTCOMES
1. To guide students in conducting a thorough literature survey to identify and define a relevant engineering problem. 2. To enable students to propose innovative and feasible solutions based on problem analysis. 3. To develop students' ability to design, implement, and validate solutions using appropriate engineering tools and methodologies. 4. To foster adaptability in students by encouraging the exploration and application of modern and emerging technologies. 5. To improve students' technical communication skills through structured presentations and comprehensive project documentation	On completion of the course, students will be able to 1. Identify the problem through the literature survey 2. Propose a solution to address the problem 3. Design/Develop/Implement /Solve the problem and test the solution 4. Adapt to contemporary technologies 5. Demonstrate the work through presentation and documentation

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	3				2	3					2			
CO2	3	2	3	3	3	2	3		3			2			
CO3	2		3		3			3				2			
CO4	2					2						3			
CO5									3	3	3				

Note: COs must be mapped with one of the relevant PSOs based on the domain of the project.

The students are required to carry out mini projects in relevant areas of electronics communication engineering such as Electronic Devices and Circuits, Embedded Systems, RF, Microwave and Wireless Communications, Communication Systems, Signal, Image and Video Processing, VLSI, Networking.

Students are required to submit a report on the Mini Project.

- Batch size shall be 2 (or) 3 students per batch.
- Allocation by department.

- Two reviews – One during 6th week and another during 12th week and final evaluation shall be conducted at the end of the semester.
- Students are required to give Presentations / Demonstration of the work during the reviews.
- Students are required to submit the report.

Grades awarded to the Mini Project - II

Outstanding	–	≥ 45 marks
Excellent	–	≥ 40 - 44 marks
Very Good	–	≥ 35 - 39 marks
Good	–	≥ 30 - 34 marks
Average	–	≥ 25 - 29 marks

Continuous Internal Evaluation (CIE) – 30 marks:

Evaluation Criteria	Maximum Marks
Literature Survey	6
Problem Formulation	6
Design / Methodology	6
Implementation & Results	6
Presentation & Documentation	6

Semester End Examination (SEE) – 50 marks:

Evaluation Criteria	Maximum Marks
Literature Survey	10
Problem Formulation	10
Design / Methodology	10
Implementation & Results	10
Presentation & Documentation	10

Note: Rubrics are used for assessment and evaluation.

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) :: IBRAHIMBAGH, HYDERABAD – 500 031.
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Professional Elective (R-23)

(Students can opt for all professional electives from single stream or several streams)

Professional Elective Stream	Embedded Systems and VLSI Stream		Communication Engineering Stream		Signal Processing Stream		Networking Stream	
VI - Semester for the A.Y. 2025-26								
Professional Elective – I (Theory courses)	U23PE610EC	Real Time Operating Systems	U23PE630EC	Software Defined Radio and its Applications	U23PE640EC	Artificial Neural Networks	U23PE650EC	Voice and Data Networks
	U23PE620EC	Advanced CMOS Microfabrication						
Professional Elective – I (Lab courses)	U23PE611EC	Real Time Operating Systems Lab	U23PE631EC	Software Defined Radio and its Applications Lab	U23PE641EC	Artificial Neural Networks Lab	U23PE651EC	Voice and Data Networks Lab
	U23PE621EC	Advanced CMOS Microfabrication Lab						
VII - Semester for the A.Y. 2026-27								
Professional Elective – II (Theory courses)	U23PE760EC	Advanced Embedded Systems	U23PE770EC	Wireless Communications	U23PE780EC	Digital Image and Video Processing	U23PE790EC	Cryptography and Network Security
Professional Elective – II (Lab courses)	U23PE761EC	Advanced Embedded Systems Lab	U23PE771EC	Wireless Communications Lab	U23PE781EC	Digital Image and Video Processing Lab	U23PE791EC	Cryptography and Network Security Lab
VIII - Semester for the A.Y. 2026-27								
Professional Elective – III	U23PE810EC	IoT Architectures and Protocols	U23PE820EC	Satellite Communication	U23PE830EC	Image and Video processing using Machine Learning	U23PE840EC	Wireless Sensor Networks
	U23PE811EC	Low Power VLSI Design	U23PE821EC	Optical Fiber Communication	U23PE831EC	Speech and Audio Signal Processing	U23PE841EC	Optical Networks
			U23PE822EC	Coding Theory and Techniques				
Professional Elective – IV	U23PE850EC	Field Programmable Gate Arrays (FPGA) Architectures	U23PE860EC	Radar and Navigation Systems	U23PE870EC	Adaptive Signal Processing	U23PE880EC	Blockchain Technology and its Applications
	U23PE851EC	Electric and Hybrid Vehicle Systems: Design Approach and Applications	U23PE861EC	Global Positioning System	U23PE871EC	Biomedical Signal Processing	U23PE881EC	Network Management
			U23PE862EC	Quantum Communication Technologies and Applications	U23PE872EC	Language Models and Applications		

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS) :: IBRAHIMBAGH, HYDERABAD – 500 031.
 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
 SCHEME OF INSTRUCTION AND EXAMINATION (**R-23**) :: B.E. - ECE : SIXTH SEMESTER (2025 - 26)

B.E (ECE) VI - SEMESTER								
Course Code	Name of the Course	Scheme of Instruction			Scheme of Examination			Credits
		Hours per Week			Duration in Hrs	Maximum Marks		
		L	T	P		SEE	CIE	
THEORY								
U23PC610EC	VLSI Design	3	-	-	3	60	40	3
U23PC620EC	Digital Signal Processing	3	1	-	3	60	40	4
U23PC630EC	Computer Organization and Architecture	3	-	-	3	60	40	3
U23PE6XXEC	Professional Elective – I	3	-	-	3	60	40	3
U23OE6XXXX	Open Elective – IV	3	-	-	3	60	40	3
U23HS630EH	Skill Development Course - VII: Verbal Ability	1	-	-	2	40	30	1
U23PE660EC	Skill Development Course - VIII: Technical Skills - III	1	-	-	2	40	30	1
PRACTICALS								
U23PC611EC	VLSI Design Lab	-	-	2	3	50	30	1
U23PC621EC	Digital Signal Processing Lab	-	-	2	3	50	30	1
U23PC6XXEC	Professional Elective - I Lab	-	-	2	3	50	30	1
U23PW619EC	Theme Based Project	-	-	2	-	50	30	1
TOTAL		17	1	8		580	380	22
GRAND TOTAL		26				960		
Left over hours will be allocated for: Sports / Library / Mentor - Mentee Interaction / CC / RC / TC								
Note: Every Student shall complete one NPTEL course certification of 8 weeks duration (equivalent to 2 credits weightage) by the end of VI- Semester.								

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VLSI Design

SYLLABUS FOR B.E. (ECE) VI – SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: U23PC610EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> Understand different Inverter configurations. Identify different CMOS fabrication process. Evaluate the performance of CMOS sub system Design. Analyze the design of Basic Memory Cells. Understand the importance of Testing in VLSI Design. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Explain the performance characteristics of Inverters. Analyze MOS layers for CMOS fabrication. Compare different performance characteristics of High speed Adders. Illustrate the need of memory cells and their applications. Apply various tests for VLSI Circuits at different levels.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2	1										3		
CO2	2	3	2	3									3		
CO3	2	2	3										3	1	1
CO4	2	2	2										3		
CO5	2	2	3	3									3	1	1

UNIT-I :

Review of electrical characteristics of MOSFET: CMOS inverter: VTC, switching threshold, noise margin, robustness, propagation delay, static and dynamic power dissipation. Static CMOS design: complementary CMOS, Ratioed logic, pass transistor logic.
Dynamic CMOS design: Dynamic logic, domino logic.

UNIT-II:

Introduction to CMOS fabrication process: Twin tub Process, latch up in CMOS circuits. CMOS circuit physical design process: MOS Layers, Stick diagrams, Euler Path in stick diagram, Design rules, types of design rules, Layout diagrams of Basic CMOS Logic gates.

UNIT-III:

CMOS Subsystem design: Architectural issues, Carry select adder, carry save adder and Carry Skip adder, Multiplication: array multiplication, Wallace tree multiplication. Multiplexer and D Flip-Flop using Transmission gates.

UNIT-IV:

Design of Basic Memory Cells: Classifications of Memories, one and three transistor dynamic RAM cells, six transistor Static RAM, static noise margin. Read only memory: Basic ROM architecture, EPROM, EEPROM, NOR and NAND based ROM Memory Design.

UNIT-V:

CMOS testing: Role of testing, types of testing, functionality tests, manufacturing tests, stuck-at faults, short circuit and open circuit faults, controllability, observability, delay fault testing, level sensitive scan design, Boundary scan architecture.

Learning Resources:

1. Digital Integrated Circuits: A Design Perspective – Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić. 2nd edition.
2. CMOS Digital Integrated Circuits: Analysis and Design, Sung-Mo (Steve) Kang and Yusuf Leblebici Edition: 4th Edition.
3. CMOS VLSI Design: A Circuits and Systems Perspective – Neil H. E. Weste, David Harris.
4. https://onlinecourses.nptel.ac.in/noc17_cs35.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	: <input type="text" value="2"/>	Max. Marks for each Internal Test	: <input type="text" value="30"/>
2. No. of Assignments	: <input type="text" value="3"/>	Max. Marks for each Assignment	: <input type="text" value="5"/>
3. No. of Quizzes	: <input type="text" value="3"/>	Max. Marks for each Quiz Test	: <input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Digital Signal Processing

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week): 3:1:0	SEE Marks : 60	Course Code: U23PC620EC
Credits : 4	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> 1. Interpret the concept of Discrete Fourier Transform (DFT) and explore its applications in signal analysis. 2. Develop the ability to compute FFT using efficient algorithms like Radix-2 DIT and DIF, and apply them to real-time signal processing problems. 3. Outline various FIR and IIR filter design techniques and analyze their characteristics and applications. 4. Implement digital IIR filters using transformations such as impulse invariant and bilinear methods, and evaluate their performance. 5. Construct and apply multirate signal processing systems including decimators and interpolators, and introduce machine learning techniques for signal classification tasks. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Interpret the concept of Discrete Fourier transform and its applications. 2. Compute FFT algorithm for various applications 3. Outline the process of FIR and IIR filter design using various techniques. 4. Construct sampling rate convertor by using decimation and interpolation rate converters and apply ML on signals. 5. Implement course based project.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	2	2	2												2
CO2	3	3	3												3
CO3	3	3	3												3
CO4	3	3	2												3
CO5	3	3	2		3	2	2	3	3	3	3	2			3

UNIT-I: Discrete Fourier Transform

Overview of Discrete time Fourier Transform (DTFT), Discrete Fourier transform (DFT), -Efficient computation of DFT- Properties of DFT. FFT algorithms - Radix-2 FFT algorithms - Decimation in Time, Decimation in Frequency algorithms - in place computation- bit reversal- Use of FFT algorithms in Linear Filtering and Correlation.

UNIT-II: Digital filters(FIR)Design

Amplitude and phase responses of FIR filters – Linear phase filters – Windowing techniques for design of Linear phase FIR filters – Rectangular, Bartlett, Hamming, Blackman, Kaiser FIR filter design, realization and finite word length effects.

UNIT-III: Digital filters(IIR)Design

Butterworth and Chebyshev approximation- IIR digital filter design techniques-Impulse Invariant transformation –Bilinear transform techniques-Digital Butterworth-Chebyshev filters,-comparisons between FIR and IIR filters. Digital filters structures.

UNIT-IV : Multirate Digital Signal Processing

Introduction-Decimation by a Factor D- Interpolation by a Factor I- Sampling Rate Conversion by a Rational Factor I/D-Implementation of Sampling Rate Conversion-Multistage implementation of Sampling Rate Conversion.

UNIT-V: Applications of Multirate Signal Processing & Introduction to ML.

Sampling Rate Conversion by an Arbitrary factor-Application of Multirate Signal Processing.

Introduction to machine learning-Supervised vs Unsupervised Learning, Signal Classification using Support Vector Machines.

Learning Resources:

1. John G. Proakis & Dimitris G. Manolakis, "Digital Signal Processing Principles, Algorithms and Application," PHI, 4/e, 2012.
2. Sanji K Mitra Digital signal processing: a computer-based approach
3. Alan V. Oppenheim & Ronald W. Schaffer, "Digital Signal Processing," PHI, 2/e, 2014.
4. Ashok Ambardar, "Digital Signal Processing: A Modern Introduction, "Cengage Learning, 2009.
5. LiTan, "Digital Signal Processing: Fundamentals and Applications," Elsevier, 2012.
6. Max A. Little "Machine Learning for Signal Processing, Data Science, Algorithms, and Computational Statistics", Oxford, 2019.
7. <https://nptel.ac.in/courses/117102060/>
8. <https://nptel.ac.in/courses/117104070/>

Guidelines for course based projects:

- Batch size shall be 3 to 4 students per batch.
- Project topics may be chosen by the student with advice and approval from the faculty members offering the course.
- Students have to submit a one-page abstract in the beginning of project work

- Output of the course based project should be demonstrable / measurable / outcome based.
- Finalization of the project topics, batches formation and project review schedule should be completed by the end of week-2. Project work will be carried out by the students from week-3 onwards.
- One review will be conducted for evaluating the project from week-10 to week-13 as per the schedules announced.
- Students will give a 20 minutes presentation through power point presentation followed by a 10 minutes discussion.
- Students are required to submit project report.

Assessment and Evaluation of Course Based Project:

The total marks should be a maximum of five (05) earmarked for Course-based project. The marks secured by the students in the respective Course-based project should be considered in lieu of one assignment i.e., for five marks. However, the total marks towards assignment marks for that course should be the average of marks secured in the other two assignments and marks secured in the Course-based project.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	: <input type="text" value="2"/>	Max. Marks for each Internal Test	: <input type="text" value="30"/>
2. No. of Assignments	: <input type="text" value="2"/>	Max. Marks for each Assignment	: <input type="text" value="5"/>
3. No. of Quizzes	: <input type="text" value="3"/>	Max. Marks for each Quiz Test	: <input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Computer Organization and Architecture

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code: U23PC630EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> Understand data representation and perform arithmetic operations at the digital hardware level. Analyze the internal architecture and organization of processors and control units. Evaluate pipelining and parallelism concepts for improving CPU performance. Understand I/O systems and data transfer techniques in computer architecture. Explore memory hierarchy, organization, and management including cache and virtual memory. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Explain number systems and perform fixed/floating point arithmetic and digital algorithms. Describe the structure and organization of the processor and control units. Analyze pipelining performance and parallel processing techniques in processor design. Illustrate I/O organization and data transfer mechanisms including DMA and interrupt handling. Understand memory organization, cache mapping techniques, and virtual memory systems.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2	1										2		
CO2	2	3	2										2		
CO3	2	2	3	3									2	1	1
CO4	2	1	2										2		
CO5	2	2	3	1									2	1	1

UNIT-I:

Data Representation and Computer Arithmetic:

Introduction to Computer Organization and architecture, Digital arithmetic algorithms for Addition, Subtraction, Multiplication using Booth's algorithm and Division using restoring and non restoring algorithms. Floating point representation with IEEE standards and its arithmetic operations. General Register Organization, Stored Program Organization, Instruction formats-Zero, One, Two and Three-Address instructions

UNIT-II:

Introduction to GPU and Basic Processor Organization:

Introduction to GPU Architecture: Evolution of GPUs, GPU Memory model, Memory Hierarchy, GPU Processing Vs CPU Processing

Instruction cycle: Fetch and Decode, Register reference instructions; Memory

reference instructions and Input-output instructions. Hardwired control unit, Micro programmed Control organization, address sequencing and micro program sequencer.

UNIT-III:

Pipelining and Parallelism:

Features of CISC and RISC and their comparison, Amdahl's law, Concept of Pipelining, Data path and control path pipelining, Design of Arithmetic pipeline, Instruction Pipeline, performance issues in pipelining, Pipeline hazards, and techniques of Reducing pipeline branch penalties. Concept of parallelism, vector processors, Array processors. Advanced superscalar computers and vector computers.

UNIT-IV :

Input-Output Organization:

I/O Bus and interface modules, I/O versus Memory Bus, Asynchronous data transfer: Strobe control, Handshaking, Asynchronous serial transfer. Modes of Transfer: Programmed I/O, Interrupt driven I/O, Priority interrupt; Daisy chaining, Parallel Priority interrupt. Direct memory Access, DMA controller and transfer. Input output Processor, CPU-IOP communication.

UNIT-V:

Memory Organization:

Memory hierarchy, Mapping of memory with CPU, Primary memory, Concept of memory interleaving, Associative memory, Cache memory organization and performance measures, cache mapping functions, Virtual memory organization, paging mechanism, address mapping using pages, Memory management hardware, Introduction to Multilevel Memories, Concept of cache Coherence

Learning Resources:

1. Morris Mano, M., "Computer System Architecture," 3/e, Pearson Education, 2005.
2. John Hennessy and David Patterson, Computer Architecture : A Quantitative Approach, 5th Edition, Elsevier.
3. Hamacher, Vranesic, Zaky, "Computer Organization," 5/e, McGraw Hill, 2007.
4. William Stallings, "Computer Organization and Architecture: Designing for performance," 7/e, Pearson Education, 2006.
5. Govindarajulu, B., "Computer Architecture and Organization," 2/e, TMH, 2010.
6. Computer Organization and Architecture by IIT Delhi
<https://nptel.ac.in/courses/106102062/>
7. Computer Organization and Architecture by Prof.V. kamkoti, IIT Madras
https://onlinecourses.nptel.ac.in/noc17_cs35.

The break-up of CIE: Internal Tests + Assignments + Quizzes

- | | | | |
|--------------------------|----------------------------------|-----------------------------------|-----------------------------------|
| 1. No. of Internal Tests | : <input type="text" value="2"/> | Max. Marks for each Internal Test | : <input type="text" value="30"/> |
| 2. No. of Assignments | : <input type="text" value="3"/> | Max. Marks for each Assignment | : <input type="text" value="5"/> |
| 3. No. of Quizzes | : <input type="text" value="3"/> | Max. Marks for each Quiz Test | : <input type="text" value="5"/> |

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Real Time Operating Systems

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code: U23PE610EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> 1. To impart foundational understanding of Real-Time Operating Systems (RTOS), emphasizing QNX Neutrino's microkernel architecture and its suitability for time-critical embedded applications. 2. To familiarize students with POSIX standards and real-time task management in QNX, enabling the development of portable and deterministic software systems. 3. To equip students with the ability to design and implement efficient inter-process communication and synchronization mechanisms using QNX messaging and POSIX IPC. 4. To develop competence in managing memory and file systems in QNX, including dynamic allocation, virtual memory mapping, and real-time file I/O operations. 5. To enable students to interface hardware and external devices with QNX, analyse system behaviour using profiling tools, and deploy QNX-based solutions on embedded ARM platforms. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Describe the features and architecture of real-time operating systems and analyse the advantages of QNX microkernel design. 2. Apply POSIX APIs to create and manage threads and implement real-time scheduling policies in QNX. 3. Implement inter-process communication and synchronization using QNX message passing and POSIX IPC mechanisms. 4. Analyse and manage memory and file systems for real-time applications using QNX memory management and POSIX file I/O. 5. Design, deploy, and debug QNX-based embedded systems with device interfacing and system profiling tools.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2											2		
CO2	2	2	2		2								2		
CO3	2	2	2		2								2		2
CO4	2	2	2	2	2								2		
CO5	2	2	3		2	2						3	2		

UNIT-I: Introduction to RTOS and QNX Neutrino Architecture:

Real-Time System Requirements: Determinism, Latency, Throughput, RTOS vs General-Purpose OS; QNX Overview: Features, Architecture, Microkernel Design; QNX Software Development Platform (SDP) and Momentics IDE, System Boot

Process and Image Filesystem (IFS), Comparison with other RTOS: FreeRTOS, VxWorks, RT-Linux.

UNIT-II: POSIX Compliance and Task Management in QNX

POSIX Standards for RTOS: Threads, Scheduling, IPC, File I/O

QNX POSIX Conformance Levels, POSIX Thread Management (pthreads), Thread Creation, Attributes, Priorities, Scheduling Policies: FIFO, Round Robin, Sporadic etc.

Real-Time Clocks and Timers, Thread Affinity and Real-Time Determinism.

UNIT-III: Interprocess Communication and Synchronization

POSIX IPC Mechanisms: Semaphores, Shared Memory, Message Queues, QNX Message Passing APIs: MsgSend, MsgReceive, MsgReply, Pulses and Signals in QNX, Synchronization Tools: Mutexes, Condition Variables, Race Conditions and Deadlock Prevention, IPC Performance Considerations for Real-Time Systems.

UNIT-IV: Memory Management and File Systems in QNX

Virtual Memory and Address Space in QNX, Memory Mapping (mmap), Allocation (malloc), and Locking, Memory Partitioning and Protection, Filesystems in QNX: QNX4, QNX6, FAT, DevFS, File I/O APIs and POSIX Conformant File Operations, Debugging Memory Leaks and Performance Bottlenecks

UNIT-V: Device Management, Embedded Deployment & Case Studies

Resource Managers: Concept, Implementation, and Custom Devices

Device I/O using devctl, io_* APIs, Interrupt Handling in QNX: ISR and Threaded Interrupts.

Deploying QNX on ARM Cortex-A SoCs like Raspberry Pi, BSP (Board Support Package) and Boot Configuration, Performance Monitoring Tools: pidin, System Profiler, slogger.

Industrial Applications: Automotive (ADAS), Industrial Automation, Medical

Learning Resources:

1. NX Neutrino RTOS System Architecture Guide
<https://www.qnx.com/developers/docs/>
2. QNX Filesystem Overview
https://www.qnx.com/developers/docs/7.1/#com.qnx.doc.neutrino.user_guid_e/topic/qnx_filesystems.html
"Real-Time Concepts for Embedded Systems" – Qing Li, Caroline Yao

The break-up of CIE: Internal Tests + Assignments + Quizzes

- | | | | |
|--------------------------|----------------------------------|-----------------------------------|-----------------------------------|
| 1. No. of Internal Tests | : <input type="text" value="2"/> | Max. Marks for each Internal Test | : <input type="text" value="30"/> |
| 2. No. of Assignments | : <input type="text" value="3"/> | Max. Marks for each Assignment | : <input type="text" value="5"/> |
| 3. No. of Quizzes | : <input type="text" value="3"/> | Max. Marks for each Quiz Test | : <input type="text" value="5"/> |

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Real Time Operating Systems Lab

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week) : 0:0:2	SEE Marks : 50	Course Code: U23PE611EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> To enable students to understand the RTOS development workflow using QNX SDP and Momentics IDE for ARM-based embedded systems To train students in implementing real-time applications using QNX POSIX APIs for thread management, priority scheduling, and synchronization To equip students with the skills to design and implement IPC mechanisms such as message passing, pulses, and signals for real-time coordination To provide students with hands-on experience in memory-mapped communication and developing custom virtual devices using QNX resource managers To develop students' abilities in interfacing physical devices, managing GPIOs, and using Momentics IDE tools for debugging and system analysis in real-time environments 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Develop and deploy real-time applications using QNX Neutrino RTOS and Momentics IDE on VM Ware and embedded ARM platforms. Create and manage real-time threads with scheduling priorities and synchronization mechanisms in QNX. Implement inter-process communication techniques such as message passing, pulses, and signals to coordinate real-time processes. Design shared memory-based communication and develop custom virtual devices using QNX resource managers. Integrate hardware sensors and GPIO control in real-time applications, and analyze system behavior using debugging tools by doing course based project.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2	1		3			2					2		
CO2	3	2	1		3			2					2		
CO3	3	2	1		3			2					2		
CO4	3	2	1		3			2					2		
CO5	3	2	1	2	3	2		3	3	3	3	3	2		

Cycle – I:

- Write and deploy RTOS applications on QNX
- Create and manage real-time threads with priorities
- Implement inter-process communication using message passing
- Use pulses and signals to trigger thread actions

5. Shared memory communication between processes
6. Develop a resource manager for a virtual device

Cycle-II

1. GPIO control from user space using QNX on Raspberry Pi or ARM SoC
2. Real-time scheduling: compare FIFO and RR through example
3. Interface a sensor (e.g., temperature/ultrasonic) and log data
4. Debugging with Momentics IDE: setting breakpoints and analyzing thread behavior

Course-based Project: Students are required to carry out a Mini Project using the Raspberry Pi development board, which involves designing and implementing a Real-Time Operating System (RTOS) application that effectively combines multithreading, inter-process communication (IPC), and hardware control.

Guidelines for course based projects:

- Batch size shall be 3 to 4 students per batch.
- Project topics may be chosen by the student with advice and approval from the faculty members offering the course.
- Students have to submit a one-page abstract in the beginning of project work
- Output of the course based project should be demonstrable / measurable / outcome based.
- Finalization of the project topics, batches formation and project review schedule should be completed by the end of week-2. Project work will be carried out by the students from week-3 onwards.
- One review will be conducted for evaluating the project from week-10 to week-13 as per the schedules announced.
- Students will give a 20 minutes presentation through power point presentation followed by a 10 minutes discussion.
- Students are required to submit project report.

The break-up of CIE:

The total marks should be a maximum of five (05) for Course-based project and are to be taken from the total CIE marks of the concerned lab course and accordingly, the new break-up for the award of lab CIE marks is as follows:

1. No. of Internal Test	:	1
2. Marks earmarked for Course-based Project	:	05
3. Marks earmarked for day-to-day lab class assessment	:	13
4. Marks earmarked for lab internal test	:	12

Duration of Internal Test: 3 Hours

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Advanced CMOS Microfabrication

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code: U23PE620EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> To introduce the fundamental concepts of semiconductor physics and materials essential for IC fabrication. To familiarize with thermal oxidation and thin-film deposition processes used in CMOS technology. To understand key microfabrication steps such as diffusion, ion implantation, photolithography, and etching. To explore the complete CMOS and FinFET fabrication processes and address associated technological challenges. To impart knowledge of characterization methods used to analyze semiconductor material and device properties. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Understand fundamental semiconductor properties, carrier dynamics, and materials relevant to microfabrication. Apply oxidation and thin-film deposition techniques used in CMOS process technology. Demonstrate knowledge of diffusion, ion implantation, photolithography, and etching in microfabrication. Analyze CMOS and FinFET fabrication flows, including advanced techniques like salicidation and damascene processing. Utilize electrical and physical characterization tools for evaluating semiconductor devices and materials.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2											3		
CO2	3	2	2		2								3		
CO3	3	3	2		2		3						3		
CO4	3	2	3	3	2	2						3	3		
CO5	3	3		2	3							3	3		

UNIT-I :

Fundamentals of Semiconductors: Crystal lattices, Bulk crystal Growth, Epitaxial Growth, Bonding forces and energy bands in solids, Charge carriers in semiconductors, Carrier concentrations, Drift of carriers in Electric and Magnetic Fields, Hall effect, Fermi level at equilibrium, Intrinsic vs Extrinsic semiconductors, Excess carriers in semiconductors, Diffusion and recombination, Diffusion length, Properties of Silicon and compounds, Gallium Arsenide, Metals used in IC fabrication.

UNIT-II:

Fabrication Techniques I: Top-Down and Bottom-Up Approach, Wafer Cleaning, Silicon Oxidation Techniques: Thermal Oxidation process, Deal-Groove model of oxidation, types of oxidation techniques, growth mechanism, factors affecting the growth mechanisms, dry & wet oxidation. Film deposition: Chemical Vapour deposition, Physical Vapour deposition, Polysilicon deposition, Dielectric deposition.

UNIT-III:

Fabrication Techniques II: Diffusion: Basic diffusion process, Extrinsic diffusion, Lateral diffusion, Ion Implantation: Range of Implanted Ions, Implant damage and Annealing, Tilt- Angle Ion Implantation. Photolithography: Optical lithography, Photoresists, Masks, Pattern Transfer. Etching: Wet Chemical Etching, Dry Etching, Isotropic and Anisotropic etching.

UNIT-IV:

CMOS FinFET: Basic MOS Capacitor, MOSFET fabrication process, CMOS Technology, Challenges of STI versus LOCOS, FinFET architecture, Gate first versus gate last, contact resistance issues of simple metal-silicon contact, metal silicides, salicidation, evolution from Ti to Co to Ni silicide, Damascene and dual-Damascene process.

UNIT-V:

Characterization Techniques: Resistivity: Two-Point versus Four-Point Probe, Carrier and doping density: Capacitance-Voltage (C-V) characterization, Current-Voltage characterization, Optical characterization: Introduction to Ellipsometry, Scanning probe microscopy: SEM, TEM and AFM.

Learning Resources:

1. Ben Streetman, Sanjay Banerjee - Solid State Electronic Devices-Prentice Hall (2006)
2. Jan M. Rabaey, Anantha Chandrakasan, Digital Integrated Circuits: A Design Perspective, Prentice Hall of India, 2016.
3. Tai-Ran Hsu - MEMS & Microsystems Design and Manufacture-Tata McGraw-Hill Education (2002).
4. Weste, Neil H E_Harris, David Money - CMOS VLSI Design_ A Circuits and Systems Perspective-Addison-Wesley (2010).
5. Stephen D. Senturia, Microsystem design, Springer (India), 2006.

The break-up of CIE: Internal Tests + Assignments + Quizzes

- | | | | |
|--------------------------|----------------------------------|-----------------------------------|-----------------------------------|
| 1. No. of Internal Tests | : <input type="text" value="2"/> | Max. Marks for each Internal Test | : <input type="text" value="30"/> |
| 2. No. of Assignments | : <input type="text" value="3"/> | Max. Marks for each Assignment | : <input type="text" value="5"/> |
| 3. No. of Quizzes | : <input type="text" value="3"/> | Max. Marks for each Quiz Test | : <input type="text" value="5"/> |

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Advanced CMOS Microfabrication Lab

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week) : 0:0:2	SEE Marks : 50	Course Code: U23PE621EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> 1. To design layouts of basic CMOS components like NMOS, PMOS, and inverters. 2. To understand and simulate various oxidation processes used in isolation techniques. 3. To simulate CMOS fabrication flows using gate-first, gate-last, and spacer dielectric methods. 4. To analyze doping profiles through ion implantation techniques. 5. To design and simulate advanced device structures such as FinFET using TCAD tools. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Design and draw layouts of NMOS, PMOS, and CMOS inverter using layout editor tools. 2. Simulate and analyze thermal oxidation processes using STI and LOCOS techniques. 3. Simulate fabrication steps of MOSFET using various processing techniques like gate-first, gate-last, and spacers. 4. Perform doping process simulations using ion implantation. 5. Design and simulate advanced transistors like FinFET and damascene-processed MOSFETs using TCAD.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	1	2		3			2					3		
CO2	3	1	2	3	3			2					3		
CO3	3	2	2		3			2					3		
CO4	3	2	2		3			2					3		
CO5	3	2	2	2	3	2		2				3	3		

Perform the Experiments using SEMulator3D

1. Design a layout of NMOS transistor.
2. Design a layout of PMOS transistor.
3. Design a layout of Inverter.
4. Simulation of thermal oxidation using STI LOCOS
5. Simulation of thermal oxidation using LOCOS

6. Simulation of MOSFET using Gate First Process
7. Simulation of MOSFET using Gate last Process
8. Simulation of MOSFET using spacer dielectrics
9. Simulation of ion implantation and Silicidation
10. Design of MOSFET using Damascene
11. Design of MOSFET using Dual Damascene
12. Design of FinFET.

The break-up of CIE: Internal Tests + Day to day Assignments

- | | | |
|---|---|---------------|
| 1. No. of Internal Tests | : | <div>1</div> |
| 2. Max. Marks for internal tests | : | <div>12</div> |
| 3. Marks for day-to-day laboratory class work | : | <div>18</div> |

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Software Defined Radio and its Applications

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI – SEMESTER

L:T:P (Hrs/Week): 3:0:0	SEE Marks: 60	Course Code: U23PE630EC
Credits: 3	CIE Marks: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<p>The course aims to</p> <ol style="list-style-type: none"> 1. Provide students with a comprehensive understanding of Software Defined Radio (SDR) principles and technologies. 2. Explore RTL-SDR for practical applications 3. Implement custom SDR solutions 4. Delve into Pluto SDR for wireless communication implementations 5. Master USRP platforms for advanced SDR applications 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Analyze GNU Radio for various signal processing, and communication applications. 2. Develop the skills to set up, configure, and operate RTL-SDR devices for practical applications. 3. Implementing signal processing algorithms and communication techniques using Pluto SDR and GNU Radio. 4. Configure and interface with USRP devices using GNU Radio 5. Design and implement custom communication systems, and apply advanced signal processing techniques for SDR applications

CO-PO-PSO Mapping:

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	3	2	3	3									3	3
CO2	3	3	2		3									3	3
CO3	3	3	2		3									3	3
CO4	3	3	2		3									3	3
CO5	3	3	2		3	2	2					3		3	3

UNIT-I: Introduction to GNU Radio

Introduction to GNU Radio, Role of GNU Radio in SDR applications, Introduction to GNU Radio Toolkit, GNU Radio Architecture and Components, GNU Radio Companion (GRC): Basics and Workflow
Signal Processing Blocks in GNU Radio, Communication blocks in GNU Radio

UNIT-II: RTL-SDR

Software Defined Radio (SDR) concepts: benefits, limitations, block diagrams, Introduction to RTL-SDR hardware, Installation and setup of RTL-SDR

software. Basic signal reception using RTL-SDR, Signal Reception Techniques with RTL-SDR, Spectrum Analysis using RTL-SDR

UNIT-III: Pluto SDR

Hardware Overview and Specifications, Setting up Pluto SDR Environment (Drivers, Firmware)

Pluto SDR Applications and Use Cases, Signal Processing with Pluto SDR, Configuring Pluto SDR with GNU Radio

UNIT-IV: USRP

USRP Hardware Overview and Specifications, Installing and Configuring USRP Drivers and Software

Advanced Signal Processing Techniques with USRP, Designing Custom Communication Systems with USRP, Setting up USRP with GNU Radio

UNIT-V:

Advanced Signal Processing Techniques in GNU Radio, Real-world SDR applications and case studies,

Digital Modulation Schemes and Demodulation Techniques, Spectrum Monitoring, Cognitive Radio

Design and Implementation of SDR Application

Learning Resources:

1. Travis F. Collins, Robin Getz, Di Pu, Alexander M. Wyglinski, "Software-Defined Radio for Engineers" Analog Devices perpetual eBook license – Artech House copyrighted material. 2018 ISBN-13: 978-1-63081-457-1
2. Marcus D. Leech. "Software Defined Radio using GNU Radio". CreateSpace Independent Publishing Platform, 2015.
3. GNU Radio Companion: The Software Defined Radio Cookbook by Andreas Jahn, Benjamin M. Klein (2010)
4. Hacking RF: Learn How to Build Software Defined Radios by Nickolas Palazzo (2016)

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	: <input type="text" value="2"/>	Max. Marks for each Internal Test	: <input type="text" value="30"/>
2. No. of Assignments	: <input type="text" value="3"/>	Max. Marks for each Assignment	: <input type="text" value="5"/>
3. No. of Quizzes	: <input type="text" value="3"/>	Max. Marks for each Quiz Test	: <input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Software Defined Radio and its Applications Lab

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI – SEMESTER

L:T:P (Hrs./week) : 0:0:2	SEE Marks : 50	Course Code: U23PE631EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> Equip students with the practical experience to excel in the field of SDR using GNU Radio. Understanding the radio-in-the-loop development workflow. Using USRPs as radio-in-the-loop development platforms. Give hands on experience to work with Pluto SDR, RTL SDR with GNU radio Implement signal processing for higher order modulations using GNU radio Model frequency offset, timing jitter errors, and mitigation using frequency and timing synchronization techniques 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Design and implement SDR applications using GNU Radio Companion (GRC). Configure RTL-SDR devices, capture radio signals, and perform spectrum analysis using GNU Radio Implementing wireless communication and signal processing applications using Pluto SDR Implementing signal processing algorithms, and performing real-time spectrum analysis using USRP. Analyze and mitigate frequency offset and timing jitter errors in Software Defined Radio (SDR) systems using appropriate frequency and timing synchronization techniques.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2		2	3			2						3	2
CO2	3	3	2	2	3			2						3	3
CO3	3	3	2	2	3			2						3	3
CO4	3	3	2	2	3		2	2						3	3
CO5	3	3		2	3	2		2						3	3

Experiments:

- Generating and Visualizing Signals using GNU Radio
- Implement an amplitude modulation (AM) transmitter and receiver using GNU Radio blocks.
- BPSK (Binary Phase Shift Keying) Modulation and Demodulation using

GNU Radio blocks.

4. QPSK (Quadrature Phase Shift Keying) Modulation and Demodulation using GNU Radio blocks.
5. Design of Digital filter for removing of noise
6. Design of Signal Recording and Playback
7. Receiving and Demodulating FM Radio Signals using RTL SDR
8. Exploring the Radio Spectrum using RTL SDR
9. Design of FM transmitter and using Pluto SDR
10. Experiment with different modulation schemes and observe the impact on communication performance using Pluto SDR
11. Implement a frequency-shift keying (FSK) transmitter and receiver using USRP.
12. Experiment with different modulation schemes and observe the impact on communication performance using USRP

New / Additional experiments planned:

1. Implement a simple OFDM transmitter by dividing the data stream into subcarriers using a Packet Packer block.
2. Implement a DTMF decoder in GNU Radio to identify the dialled digits based on the received frequencies.
3. Software Defined Radio (SDR) for GSM Signal Analysis using Pluto SDR.
4. Implement a real-time spectrum analyzer using USRP and GNU Radio for spectrum monitoring applications.

Mini Project(s):

Capture LoRa packets used in various IoT applications.

Learning Resources:

1. GNU radio

The break-up of CIE :

- | | | |
|---|---|----|
| 1. No. of Internal Tests | : | 1 |
| 2. Max. Marks for internal tests | : | 12 |
| 3. Marks for day-to-day laboratory class work | : | 18 |

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Artificial Neural Networks

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI – SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: U23PE640EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> Develop a solid foundation in Neural Networks Provide technical details on Activation and Pattern recognition Emphasize concepts on Feed Forward Neural Networks Cover Feedback Neural Networks Train with real-world applications 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Interpret basics of Neural Networks. Apply activation functions. Apply Feed forward neural networks. Apply Feedback Neural Networks. Design Neural Network Models for various applications.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2													3
CO2	2	3													3
CO3	3	3	2												3
CO4	2	3	2												3
CO5	3	3	3			2						3			3

UNIT-I:

Basics of Neural Networks: Characteristics of Neural Networks, Artificial Neural Networks Terminology, Models of Neuron, Topology, Basic Learning Laws

UNIT-II:

Activation and Synaptic Dynamics: Introduction, Activation Dynamics Models, Synaptic Dynamics Models, Learning Methods.

Pattern Recognition: Pattern Recognition Problem, Basic Functional Units

UNIT-III:

Feedforward Neural Network: Introduction, Analysis of Pattern Association Networks, Analysis of Pattern Classification Networks

UNIT-IV:

Feedback Neural Networks: Introduction, Analysis of Linear Auto

associative FF Networks, Analysis of Pattern Storage Networks.
Recurrent Neural Networks: Introduction, Architecture of RNN,
Convolutional Neural Networks: Introduction, Basic Structure of
Convolutional Network.

UNIT-V:

Applications of ANN: Neural networks for binary and multi classification tasks, neural networks for regression tasks, Handwritten digit recognition using Neural Network

Learning Resources:

1. B. Yegnanarayana - Artificial neural network, PHI Publication.2012.
2. Charu C. Aggarwal-Neural Networks and Deep Learning, Springer 2018.
3. Kevin L. Priddy, Paul E. Keller – Artificial neural networks: An Introduction - SPIE Press, 2005.
4. Mohammad H. Hassoun – Fundamentals of artificial neural networks - MIT Press, 1995.
5. <https://nptel.ac.in/courses/117105084>

The break-up of CIE: Internal Tests + Assignments + Quizzes

- | | | | |
|--------------------------|----------------------------------|-----------------------------------|-----------------------------------|
| 1. No. of Internal Tests | : <input type="text" value="2"/> | Max. Marks for each Internal Test | : <input type="text" value="30"/> |
| 2. No. of Assignments | : <input type="text" value="3"/> | Max. Marks for each Assignment | : <input type="text" value="5"/> |
| 3. No. of Quizzes | : <input type="text" value="3"/> | Max. Marks for each Quiz Test | : <input type="text" value="5"/> |

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Artificial Neural Networks Lab

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week): 0:0:2	SEE Marks : 50	Course Code: U23PE641EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
1. Cover practical implementation of Neuron concepts 2. Expose on Perceptron Learning and Hop field networks 3. Hands on exposure on Feed forward Neural Networks 4. Provide insights on classification and regression 5. Train in real time applications	On completion of the course, students will be able to 1. Implement fundamental Neuron concept. 2. Apply Perceptron Learning Techniques. 3. Implement Hopfield Neural Network. 4. Design and implement Neural Networks for classification and regression tasks. 5. Design and implement Neural Networks for real time applications

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2			3			2		2					3
CO2	3	3	2		3			2		2					3
CO3	3	3	2		3			2		2					3
CO4	2	3	3	2	3			2		2		2			3
CO5	2	3	3	2	3	2		2		2		2			3

List of Experiments

Cycle-I

1. Weight and Bias effect on Neuron
2. Activation function effect on Neuron
3. Perceptron Learning rule for computing new weights
4. Perceptron Learning by changing number of epochs
5. Hopfield Neural Network
6. Generate Feedforward Neural Network

Cycle-II

1. Feedforward Neural Network with gradient descent and variable learning rate gradient descent.
2. Neural Network for Binary Classification
3. Neural Network for Multi Classification
4. Neural Network for Regression problem
5. Handwritten digit recognition using Neural Network
6. Image classification using Convolutional Neural Network

New/ Additional experiments planned:

1. Machine Learning using Neural Networks
2. Deep Learning using Neural Networks

Learning Resources/Tools

1. MATLAB 2023a.
2. B. Yegnanarayana - Artificial neural network PHI Publication.2012.
3. Kevin L. Priddy, Paul E. Keller – Artificial neural networks: An Introduction - SPIE Press, 2005
4. Mohammad H. Hassoun – Fundamentals of artificial neural networks - MIT Press ,1995

The break-up of CIE :

1. No. of Internal Test	:	1
2. Max. Marks for internal test	:	12
3. Marks for day-to-day laboratory class work	:	18

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Voice and Data Networks

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: U23PE650EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> To understand fundamental network design principles, performance issues, and terminology associated with voice and data communication. To explore network architectures including layered models, cross-layer designs, and switching mechanisms in voice and data networks. To analyze the role of data and control planes in the network layer and examine routing protocols and SDN fundamentals. To apply queuing and traffic models for analyzing network performance, and understand medium access control in local area networks. To provide a comprehensive understanding of VoIP systems, including their architecture, protocols, echo management, performance metrics, and Quality of Service (QoS) techniques. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Identify and describe key network design and performance issues relevant to centralized and distributed systems. Apply switching techniques and layered architectures used in wired and wireless voice/data communication. Demonstrate the ability to configure routing protocols and explain the fundamentals of software-defined networking. Apply queuing theory and Markov models to evaluate the performance of traffic in various network scenarios. Analyze and evaluate VoIP technologies and protocols, and apply QoS mechanisms to ensure efficient and reliable voice communication over IP networks.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2												3	
CO2	3	3	3											3	
CO3	3	3	3											3	
CO4	2	3												3	3
CO5	3	3				2						2		3	3

UNIT – I

Network requirements, Network Performance parameters, Network Terminology, Voice and data networks, Issues in design of voice and data networks. Network architecture, Network software.

UNIT – II

Switching, Three Stage Space Division Switch, Blocking and Non-blocking switching, Introduction to Signaling System Number 7 (SS7), Circuit Switching and Packet Switching, Multiplexing.

UNIT – III

Network layer-data plane: Input and output processing, input and output queuing, packet scheduling. Control plane: Routing in Internet. OSPF, BGP,RIP,NAT, Software defined networking (SDN) fundamentals

UNIT – IV

Queuing Models of Networks, Traffic Models, Little's Theorem, Markov chains, M/M/1 and other Markov systems, Examples of LAN, Types of VLAN, Trunking, Advantages.

UNIT-V

Introduction to VOIP, VOIP architecture and components, VOIP protocols-SIP,H.23,RTP,RTCP, Echo cancellation, metrics: latency, jitter, packet loss, QoS techniques: DiffServ, IntServ, RSVP, security in VOIP

Learning Resources:

1. J. F. Kurose and K. W. Ross, Computer Networking: A Top-Down Approach, 8th ed., Boston, MA, USA: Pearson, 2020.
2. D. Bertsekas and R. Gallager, "Data Networks", 2nd Edition, Prentice Hall, 1992.
3. L. Peterson and B. S. Davie, "Computer Networks: A Systems Approach", 5th Edition, Morgan Kaufman, 2011.
4. Kumar, D. Manjunath and J. Kuri, "Communication Networking: An analytical approach", 1st Edition, Morgan Kaufman, 2004.
5. Walrand, "Communications Network: A First Course", 2nd Edition, McGraw Hill, 2002.
6. Leonard Kleinrock, "Queueing Systems, Volume I: Theory", 1st Edition, John Wiley and Sons, 1975.
7. <https://nptel.ac.in/courses/106105082>
8. "Understanding Voice over IP Technology "Author: Nicholas Wittenberg
Publisher: Delmar Cengage Learning

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	: <input type="text" value="2"/>	Max. Marks for each Internal Test	: <input type="text" value="30"/>
2. No. of Assignments	: <input type="text" value="3"/>	Max. Marks for each Assignment	: <input type="text" value="5"/>
3. No. of Quizzes	: <input type="text" value="3"/>	Max. Marks for each Quiz Test	: <input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Voice and Data Networks Lab

(Professional Elective-I)

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week) : 0:0:2	SEE Marks : 50	Course Code: U23PE651EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> To introduce the functions and roles of Layer 2 and Layer 3 devices in data communication networks. To provide hands-on experience in configuring and troubleshooting fundamental network protocols such as RIP, DHCP, and NAT. To familiarize students with wireless security mechanisms and enable configuration of basic wireless network protection schemes like WEP. To develop an understanding of voice communication technologies and protocols including VoIP and SIP through MATLAB simulations. To enable learners to analyze and implement network segmentation using VLANs and compare routing strategies for network efficiency. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Demonstrate understanding of Layer 2 and Layer 3 devices and their roles in network architecture. Configure and troubleshoot basic networking protocols such as RIP, DHCP, NAT Illustrate secure wireless networking practices through configuration of WEP and observation of wireless behavior. Apply the voice communication concepts. To analyze network segmentation using VLAN concepts and evaluate the effectiveness of static and dynamic routing.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2			2			2						3	
CO2	3	2			2			2						3	
CO3	3	2			2			2				2		3	
CO4	2	2	3		2			2						3	
CO5	3	2		3	2			2				2		3	3

LIST OF EXPERIMENTS:

Cycle-I

- Interpreting Layer 2 and Layer 3 devices
- Demonstrating Distribution Layer Functions

- 3 Configuring routing information protocol.
- 4 Configuring WEP on a Wireless Router
- 5 Exploring Different layer 2 devices Options
- 6 Implementing classless inter domain routing.

Cycle-II

- 7 Examining Network Address Translation
- 8 Observing Static and Dynamic Routing
- 9 Configuring a Cisco Router as a DHCP Server
- 10 Implement VOIP using MATLAB
- 11 Implement SIP using MATLAB
- 12 Implement VLAN in MATLAB

Additional Experiments

- 1 Voice quality analysis (using MATLAB or Wireshark)
- 2 Implement RTP, RTCP protocols

List of Equipment :

Software: Packet tracer & MATLAB

Equivalent Hardware: Standalone desktops

The break-up of CIE:

1. No. of Internal Test	:	<div>1</div>
2. Max. Marks for internal test	:	<div>12</div>
3. Marks for day-to-day laboratory class work	:	<div>18</div>

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF HUMANITIES & SOCIAL SCIENCES

Skill Development Course - VII: Verbal Ability

SYLLABUS FOR B.E. VI SEMESTER (Common to all branches)

L:T:P (Hrs./week) : 2:0:0	SEE Marks : 40	Course Code: U23HS630EH
Credits : 1	CIE Marks : 30	Duration of SEE : 2 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<p>The course will enable the learners to:</p> <ol style="list-style-type: none"> 1. Introduce students to higher order thinking and problem solving via vocabulary and its various components 2. Train students to understand context & theme and use it to complete sentences. 3. Train students to identify the structure of sentences & paragraphs 4. Train students to analyze text, e.g., simple outlining and note taking, summarize, draw conclusions, and apply information to personal experiences 5. Train students to improve the quality of sentences by fixing errors 	<p>At the end of the course the learners will be able to: -</p> <ol style="list-style-type: none"> 1. Use vocabulary as a tool to solve questions in verbal ability 2. Identify meanings of words using theme and context 3. Solve questions based on jumbles-sentences and paragraphs 4. Develop skills to critically analyze texts and then the ability to identify its theme 5. Improve the quality of their writing by being aware of the common errors

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1										3		2			
CO2										3		2			
CO3		2								3		2			
CO4		3								3		2			
CO5										3		2			

UNIT-1: Vocabulary- Reading for Content and Context Overview:

This course is designed for students to not just understand the importance of vocabulary but also to build on it by using the appropriate tools and methods. After which they will be able to solve vocabulary based questions and also use vocabulary as a tool to solve problems.

- 1.1 Concepts & Context Rules: Collocations & Phrasal Verbs
- 1.2 Prefixes/ Suffixes & Root Words
- 1.3 Phrases & Idioms; Questions based on it
- 1.4 One Word Substitution; Questions based on it
- 1.5 Antonyms, Synonyms & Incorrect Word Usage

UNIT-2: Fill in the Blanks- Applying Content and Context Overview:

This course is designed for students to identify the clue/ theme words in sentences, then understand the context in which the words are used and finally apply concepts like collocation, antonyms, and synonyms to solve questions.

2.1 Concepts & Rules: Single Fill in the Blanks

2.2 Double/ Triple Fill in the Blanks

2.3 Cloze Test

UNIT-3: Jumbles

Overview: This course is designed to develop and improve reading and study skills needed for college work. Topics include identifying main idea and supporting details, determining author's purpose and tone, distinguishing between fact and opinion, identifying patterns of organization in a sentence or passage and the transition words associated with each pattern, recognizing the relationships between words and sentences, identifying and using context clues to determine the meanings of words, identifying logical inferences and conclusions.

3.1 Concepts- Purpose, Tone, Point of view

3.2 Para jumbles

3.3 Jumbled Sentences

UNIT-4: Critical Reading Skills

Overview: Research shows that good reading skills can lead to well written assignments. In this unit, students will learn, develop and improve reading and study skills needed for college work. Building on these basic strategies, students will develop skills to critically analyze texts and then the ability to identify its theme.

4.1 Concepts- Basic Introduction & Short Passages

4.2 Article & Article Based Passages

4.3 Theme Detection

UNIT-5: Spotting the Errors

Overview: In this unit students will focus on identifying errors in sentences, rectifying them and improving the quality of sentences. Building on these skills will also have an impact on the written and spoken skills of students since they will be aware of the common and often made errors and therefore be able to avoid them while using language.

5.1 Concepts- Basic Introduction & Sentence Fillers

5.2 Spot the Errors

5.3 Sentence Improvement

METHODOLOGY

- Demonstration
- Presentations
- Expert lectures
- Writing and Audio-visual lessons

ASSESSMENTS

- Online assignments
- Individual and Group

Learning Resources:

learn.talentsprint.com

The break-up of CIE: Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	: <input type="text" value="2"/>	Max. Marks for each Internal Test	: <input type="text" value="20"/>
2. No. of Assignments	: <input type="text" value="2"/>	Max. Marks for each Assignment	: <input type="text" value="5"/>
3. No. of Quizzes	: <input type="text" value="2"/>	Max. Marks for each Quiz Test	: <input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VLSI Design Lab

SYLLABUS FOR B.E. (ECE) VI – SEMESTER

L:T:P (Hrs./week) : 0:0:2	SEE Marks : 50	Course Code: U23PC611EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> 1. To design and verify CMOS static and dynamic Inverter 2. To convert schematic design into layout 3. To design and simulate various adders 4. To Design and simulate different memories 5. To test the given CMOS circuit 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Demonstrate the knowledge of digital circuit design flow. 2. Develop and analyze the process of simulation of combinational circuits. 3. Analyze the process of simulation of sequential circuits. 4. Evaluate the flow of schematic to layout of combinational and sequential circuits. 5. Validate and demonstrate the results of digital circuits.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	2		2		3			2					3		
CO2	1	2			3			2					3		
CO3	1	2	1		3			2					3		
CO4	2		1	3	3			2					3		
CO5	2		1	3	3			2					3		

1. Design and simulate pseudo NMOS Inverter
2. Design and simulate CMOS inverter.
3. Design and simulate two input CMOS NAND/NOR gate.
4. Design and simulate CMOS Full adder
5. Design and simulate the D-Flip Flop.
6. Simulate the dynamic memory 1Transistor and 3 Transistor cells.
7. Simulate the static memory 6 Transistor cell.
8. Layout of CMOS inverter
9. Perform DRC and LVS of CMOS inverter
10. Perform parasitic extraction of CMOS inverter
11. Perform Post layout level simulation of CMOS inverter
12. Perform CMOS circuit testing for stuck at 1 and stuck at 0 faults.

New / Additional experiments planned:

1. Design and simulate 4-bit carry select adder.
2. Simulate the static memory 4 transistor SRAM memory cell.

Note:

Minimum of twelve experiments are to be conducted.

The break-up of CIE : Internal Tests + Day to day Assignments

- | | | |
|---|---|---------------|
| 1. No. of Internal Tests | : | <div>1</div> |
| 2. Max. Marks for internal tests | : | <div>12</div> |
| 3. Marks for day-to-day laboratory class work | : | <div>18</div> |

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Digital Signal Processing Lab

SYLLABUS FOR B.E. (ECE) VI - SEMESTER

L:T:P (Hrs./week): 0:0:2	SEE Marks : 50	Course Code: U23PC621EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> To introduce students to fundamental operations on discrete-time signals and systems. To develop the ability to design and implement digital filters for signal processing applications. To enable students to understand and apply the Fast Fourier Transform (FFT) for frequency domain analysis. To provide insights into sampling rate conversion techniques and their comparative analysis. To equip students with skills for acquiring and processing real-time signals for practical engineering applications. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Execute Various Mathematical operations on discrete sequences Verification of system response. Implement various digital filters for a given sequences Compute FFT algorithm for various application Compare different sampling rate convertors. Compute real time signals for various applications

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2			3			2		2					3
CO2	3	2	2		3			2		2					3
CO3	3	2	2		3			2		2					3
CO4	3	2	2	2	3			2		2					3
CO5	3	2	2	2	3			2		2					3

List of Experiments:

(Conduct any Twelve experiments from given list)

- Basic matrix operations and Generation of test signals.
- Linear Convolution
- Circular convolution
- Discrete Fourier Transform(DFT) and frequency analysis
- Fast Fourier Transform(FFT) and frequency analysis
- FIR filter design using different windows and noise removal
- IIR filter design: Butterworth & Chebyshev (LPF,HPF, BPF& BSF filter) and noise removal
- Interpolation and Decimation.

Experiments on TMS Processor

9. Sine wave generation.
10. Audio Loop Back
11. Linear Convolution.
12. Circular Convolution.
13. Discrete Fourier Transform (DFT) and frequency analysis
14. Fast Fourier Transform (FFT) and frequency analysis
15. Implementation of FIR filters.
16. Implementation of IIR filters.
17. Decimation and Interpolation.

New/ Additional experiments planned:

1. Sine wave generation using DSP development kit.
2. Video Processing using DSP development kit.
3. Design & Simulate a Multistage decimator using MATLAB.
4. Audio Signal processing using Matlab

Mini Project(s)

Develop various programs for designing signal processing applications.

Learning Resources/Tools

1. MATLAB 2018a and TMS320C6748OMAP Processor with CCS version 7.
2. Paul B. Zbar, Albert P. Malvino, Michael A. Miller, "Basic Electronics, AText-Lab Manual", Vinay K. Ingleand John G. Proakis, "Digital Signal Processing using MATLAB", 4/e, Cengage learning, 2012.
3. Digital signal processing using MATLAB for students and researchers, John W. Leis, A John Wiley & Sons, Inc., Publication, 1966.
4. B. Venkataramani and M. Bhaskar, "Digital Signal Processor architecture, programming and application", 6/e, TMH, 2013.
5. Rulph Chassaing, "Digital Signal Processing and Applications with the C6713 and C6416DSK", John wiley &sons, 2005.

The break-up of CIE:

1. No. of Internal Test	:	<div>1</div>
2. Max. Marks for internal test	:	<div>12</div>
3. Marks for day-to-day laboratory class work	:	<div>18</div>

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Theme Based Project

SYLLABUS FOR B.E. (ECE) VI – SEMESTER

L:T:P (Hrs./week): 0:0:2	SEE Marks : 50	Course Code: U23PW619EC
Credits : 1	CIE Marks : 30	Duration of SEE : 3

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> 1. To explore domain-specific themes and conduct a literature review to identify real-world problems, leading to the development of a project addressing a specific application. 2. To analyze identified problems and formulate appropriate solutions tailored to meet specific functional or technical requirements. 3. To design, develop, and implement effective solutions using appropriate tools and technologies, culminating in a functional project prototype. 4. To promote the use of contemporary technologies and interdisciplinary knowledge in solving targeted problems, resulting in a practical project for a defined requirement 5. To document and present the developed project professionally, showcasing the methodology, outcomes, and relevance to the chosen application. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Identify the domain based problem through the literature survey 2. Propose a solution to address the problem 3. Design/Develop/Implement /Solve the problem and test the solution 4. Adapt to contemporary technologies 5. Demonstrate the work through presentation and documentation

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	3				2	2					2			
CO2	3	2	3	3	3	2	2		2			2			
CO3	2		3		3			3				2			
CO4	2					2						3			
CO5									3	3	3				

Note: COs must be mapped with one of the relevant PSOs based on the domain of the project.

Guidelines for theme based projects

- Batch size shall be 2 (or) 3 students per batch.
- Allocation by department based on their academic performance.

- Themes shall be different for each batch i.e., sometimes main theme may be same, but sub topic shall be independent as far as possible. In case of big size theme, part of the theme can be allotted to different groups for final integration.
- Output of the theme based project should be demonstrable / measurable / outcome based.
- Two overall coordinators for each section for theme based project supervision and faculty supervisors for different batches should be assigned.
- Two reviews – one after six weeks and another one after twelve weeks and final evaluation shall be conducted at the end of the semester.

Continuous Internal Evaluation (CIE) – 30 marks:

Evaluation Criteria	Maximum Marks
Literature Survey	6
Problem Formulation	6
Design / Methodology	6
Implementation & Results	6
Presentation & Documentation	6

Semester End Examination (SEE) – 50 marks:

Evaluation Criteria	Maximum Marks
Literature Survey	10
Problem Formulation	10
Design / Methodology	10
Implementation & Results	10
Presentation & Documentation	10

Note: Rubrics are used for assessment and evaluation.

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

List of Open Elective-III Courses		
Department	Code	Title
Civil	U23OE510CE	Geo Spatial Information Technologies
CSE	U23OE510CS	Introduction to Operating Systems
CSE	U23OE520CS	Fundamentals of Artificial Intelligence (Stream Based Artificial Intelligence & Machine Learning)
MECH	U23OE510ME	Drives and Control Systems for Robotics (Stream: Robotics)
MECH	U23OE520ME	Introduction to Robotics
IT	U23OE510IT	Essentials of Operating Systems
IT	U23OE520IT	Introduction to Artificial Intelligence (Stream based (AI&ML))
EEE	U23OE510EE	Modelling and Simulation of Basic Photovoltaic Systems
ECE	U23OE510EC	Introduction to Biomedical Electronics
ECE	U23OE530PH	Signal Engineering
MATHS	U23OE510MA	Transform Techniques
H&SS	U23OE530EH	Introduction to philosophy
H&SS	U23OE540EH	Basics of Entrepreneurship
H&SS	U23OE520EH	Introduction to Financial Analytics (BFSI Stream)
H&SS	U23OE510EH	Marketing Management for Engineers

VASAVI COLLEGE OF ENGINEERING (Autonomous)
IBRAHIMBAGH, HYDERABAD – 500 031
DEPARTMENT OF CIVIL ENGINEERING

GEO SPATIAL INFORMATION TECHNOLOGY

(Open Elective-III) SYLLABUS FOR B.E. V SEMESTER

L:T:P (Hrs./week):3:0:0	SEE Marks:60	Course Code: U23OE510CE
Credits : 3	CIE Marks:40	Duration of SEE:3 Hrs

COURSE OBJECTIVES	COURSE OUTCOMES
Objectives of this course are to 1. To provide fundamental knowledge on geo spatial technology such as Remote sensing GPS and GIS.	Upon the completion of the course, students are expected to 1. Explain the fundamental principles of remote sensing, including EMR spectrum, radiation interactions, and spectral reflectance characteristics, and identify their applications in observing and analyzing earth surface features. 2. Identify and differentiate various remote sensing systems, satellite characteristics, image types, and digital data formats used in visual interpretation, and understand their applications in fields such as agriculture, water resources, urban planning, and disaster management. 3. Describe the structure and operational principles of GPS and other GNSS systems, and recognize their practical applications . 4. Analyze sources of GPS errors, evaluate position accuracy using DOP/UERE, apply differential and carrier phase positioning methods. 5. Explain the core concepts of GIS, spatial and non-spatial data types, map projections, and demonstrate methods of data input and editing, along with their applications in spatial analysis, infrastructure planning, and environmental monitoring.

UNIT-I: Introduction and Basic Concepts of Remote Sensing:

Introduction, Basic concepts of remote sensing, Airborne and space born sensors, Passive and active remote sensing, EMR Spectrum, Energy sources and radiation principles, Energy interactions in the atmosphere, Energy interactions with earth surface features, Atmospheric windows, Spectral reflectance curves

UNIT-II: Remote Sensing Systems: Satellites and orbits, Polar orbiting satellites, Image characteristics and different resolutions in Remote Sensing, Multispectral, thermal and hyperspectral remote sensing. Some remote sensing satellites and their features, Map and Image, color composites, introduction to digital data, elements of visual interpretation techniques. Applications of Remote sensing in various fields.

UNIT-III: Global positioning Systems (GPS): Overview of GNSS and Introduction to GPS, GLONASS, GALILEO, COMPASS, IRNSS systems , Applications of GPS.

GPS: Basic concepts, Functional system of GPS – Space segment, control segment and user segment, Working principle of GPS, Signal structure and code modulation, Pseudo-range measurements and navigation message

UNIT-IV: Errors and Positioning methods of GPS: Errors and biases in GPS measurements, Accuracy of navigation position: UERE and DOP, Intentional degradation of GPS signals: Selective availability (SA) and Anti-spoofing (AS) Differential GPS: Space based augmentation systems (e.g., SBAS, GAGAN) and Ground based augmentation systems (e.g., WASS, EGNOS). GPS Carrier Phase measurements: Single Differencing, Double Differencing and Triple Differencing in GPS measurements.

UNIT-V: Basic Concepts of GIS: Introduction to GIS, Areas of GIS application, Components of GIS, Overview of GIS Software packages, Current issues and Trends in GIS. Variables-Point, line, polygon, Map projections, Map Analysis.

GIS Data: Data types – spatial, non-spatial (attribute data) – data structure, data format – point line vector – Raster – Polygon

Data Input : Keyboard entry, Manual Digitizing, Scanner, Remotely sensed data, Existing Digital data Cartographic database, Digital elevation data

Data Editing: Detection and correction of errors, data reduction, edge matching

Learning Resources:

1. James B. Campbell & Randolph H. Wynne., Introduction to Remote Sensing, The Guilford Press, 2011
2. Lillesand, Kiefer, Chipman., Remote Sensing and Image Interpretation, Seventh Edition, 2015
3. Leick, A., GPS Satellite Survey, John Wiley: NJ, 2015

4. Hofmann, B., Lichtenegger H. and Collins J., Global Positioning System: Theory and Practice, Springer: Berlin, 2011.
5. BasudebBhatta, Remote Sensing and GIS, Oxford University Press, 2011.
6. Hofmann-Wellenh of, Bernhard, Lichtenegger, Herbert, Wasle, Elmar, GNSS – GPS, GLONASS, Galileo and more, 2013
7. ThanappanSubash., Geographical Information System, Lambert Academic Publishing, 2011.
8. Paul Longley., Geographic Information systems and Science, John Wiley & Sons, 2005
9. John E. Harmon & Steven J. Anderson., The design and implementation of Geographic Information Systems, John Wiley & Sons, 2003
10. ArcGIS 10.1 Manuals, 2013.
11. Kang Tsung Chang., Introduction to Geographic Information Systems, Tata McGraw Hill Publishing Company Ltd, New Delhi, 2008.
12. Burrough, P.A., Principles of GIS for Land Resource Assessment, Oxford Publications, 2005.
13. C.P.Lo& Albert K. W.Yeung, Concepts and Techniques of Geographic Information Systems, Prentice Hall India Pvt.Ltd, 2002.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal Tests	:	2	Max. Marks for each Internal Tests	:	30
2	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
3	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5
Duration of Internal Tests		:	90 Minutes			

VASAVI COLLEGE OF ENGINEERING (Autonomous)

ACCREDITED BY NAAC WITH 'A++' GRADE

IBRAHIMBAGH, HYDERABAD – 500 031

Department of Computer Science & Engineering

INTRODUCTION TO OPERATING SYSTEMS

(OPEN ELECTIVE-III)

SYLLABUS FOR B.E. V-SEMESTER (COMMON FOR CIVIL, ECE, EEE & MECH)

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code : U23OE510CS
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES		COURSE OUTCOMES <i>On completion of the course, students will be able to</i>
1	Understand different Operating system Structures and Services.	1 Explain Operating system structures and internal structure of a process 2 Compare CPU scheduling algorithms. Analyze Disk scheduling algorithms 3 Apply different techniques for Main memory management. 4 Describe file management techniques. 5 Describe deadlock handling methods.

CO-PO and CO-PSO mapping															
CO	PO												PSO		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
CO1	3	2											3	2	
CO2	3	3		2									3	2	
CO3	3		2										2	3	
CO4	2				3					2			2	3	
CO5	3	2		2									3	2	

UNIT-I:

Introduction to operating systems: Definition, User view and System view of the Operating system, Operating system structure, Operating system services.

Process: Process concept, Process Control block, Context switching.

UNIT-II:

CPU Scheduling: Scheduling Criteria, Scheduling Algorithms: FCFS, SJF, Round Robin

Device Management: Disk Scheduling algorithms: FCFS, SSTF, SCAN.

UNIT –III:

Memory Management: Swapping, Contiguous memory allocation: Fixed Partitioning, Variable Partitioning. Non-Contiguous memory allocation: Paging.

Virtual memory: Demand paging, Page replacement Algorithms: FIFO, Optimal, LRU.

UNIT –IV:

File System Interface: File Concept, Access Methods: Sequential, Indexed, and Direct

File System Implementation: File-System Structure, Allocation Methods: Contiguous, Linked and Indexed.

UNIT-V:

Deadlocks: System model, deadlock characterization: Mutual Exclusion, Hold and Wait, Non pre-emption, Circular wait. Deadlock Prevention, Deadlock Avoidance: Banker's algorithm.

Learning Resources:

1. Abraham Silberschatz, Peter B. Galvin, Greg Gagne, *Operating System Concepts*, 9th Edition (2016), Wiley India.
2. Andrew S. Tanenbaum, *Modern Operating Systems*, 2nd Edition (2001), Pearson Education, Asia.
3. Dhananjay, Dhamdhare.M, *Operating System-concept based approach*, 3rd edition (2009), Tata McGraw Hill, Asia
4. Robert Love: *Linux Kernel Development*, (2004)Pearson Education
5. Richard Stevens, Stephen Rago, *Advanced Programming in the UNIX Environment*, 3rd Edition(2013), Pearson Education
6. <http://web.stanford.edu/~ouster/cgi-bin/cs140-spring19/index.php>
7. <https://nptel.ac.in/courses/106106144/>

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	:	<input type="text" value="2"/>	Max. Marks for each Internal Tests	:	<input type="text" value="30"/>
2. No. of Assignments	:	<input type="text" value="3"/>	Max. Marks for each Assignment	:	<input type="text" value="5"/>
3. No. of Quizzes	:	<input type="text" value="3"/>	Max. Marks for each Quiz Test	:	<input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (Autonomous)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

Department of Computer Science & Engineering

FUNDAMENTALS OF ARTIFICIAL INTELLIGENCE

Stream- Artificial Intelligence & Machine Learning

(OPEN ELECTIVE-III)

SYLLABUS FOR B.E V SEMESTER (COMMON for CIVIL, ECE, EEE & MECH)

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code: U23OE520CS
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVE	COURSE OUTCOMES <i>On completion of the course, students will be able to</i>	
Understand issues and techniques involved in the creation of intelligent systems.	1	Solve searching problems using A*.
	2	Develop an algorithm for playing games.
	3	Represent the knowledge using propositional logic and predicate logic
	4	Understand the Expert Systems
	5	Construct Neural Network to solve problems

CO-PO and CO-PSO mapping																
CO	PO												PSO			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
CO1	3	2	2	1										2		
CO2	3	2	2	2										2		
CO3	3	2	2	1										2		
CO4	2	1	2	1										2		
CO5	2	1	2	2										2		

UNIT I:

Introduction: Intelligent Systems, Foundation of AI, Sub areas of AI, Applications.

Problem Solving – State – Space Search and Control Strategies: Introduction, General Problem Solving, Characteristics of problem, Exhaustive Searches, Heuristic Search Techniques, Iterative – Deepening A*.

UNIT II:

Problem Reduction & Game Playing: Game Playing, Bounded Look – Ahead Strategy and use of Evaluation Function, MINIMAX procedure, Alpha-Beta Pruning.

UNIT III:

Logic Concepts : Introduction, Propositional Calculus, Propositional Logic, Natural Deduction System, Axiomatic System, Semantic Tableau System in Propositional Logic, resolution Refutation in Propositional Logic, Predicate Logic.

UNIT IV:

Expert System and Applications: Introduction, Phases in Building Expert Systems, Expert System Architecture, Expert System versus Traditional Systems, Truth Maintenance Systems, Application of Expert Systems.

UNIT V:

Artificial Neural Networks: Introduction Artificial Neural Networks, Single – Layer Feed Forward Networks, Multi – Layer Feed Forward Networks.

Learning Resources:

1. Saroj Kaushik, "Artificial Intelligence", Cengage Learning, 2011.
2. Russell, Norvig," Artificial Intelligence, A Modern Approach ", Pearson Education, Second Edition, 2004.
3. Elaine Rich, Kevin Knight, Shivshankar B. Nair, "Artificial Intelligence", Tata McGraw Hill, Third Edition 2009. Stuart Russell, Peter Norvig, Artificial Intelligence – A Modern Approach, Third Edition (2019), Pearson
4. Nils J. Nilsson, Artificial Intelligence: A New Synthesis, (1998), Elsevier

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal Tests	:	2	Max. Marks for each Internal Test	:	30
2	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
3	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5
Duration of Internal Tests		:	1 Hour 30 Minutes			

VASAVI COLLEGE OF ENGINEERING (Autonomous)
IBRAHIMBAGH, HYDERABAD – 500 031
DEPARTMENT OF INFORMATION TECHNOLOGY

Essentials of Operating Systems

(GENERAL TRACK: OPEN ELECTIVE-III)

(Common for CIVIL, ECE, EEE & MECH) SYLLABUS OF B.E V- SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks :60	Course Code: U23OE510IT
Credits :3	CIE Marks: 40	Duration of SEE :3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
	On completion of the course, students will be able to
Learn the principles of modern operating systems i.e various functionalities provided by an operating system such as process management, memory management, Storage and I/O management.	<ol style="list-style-type: none"> 1. Analyze the importance and its key principles by differentiating and categorizing the functionalities of an operating system 2. Examine mechanisms involved in memory management to handle processes and threads. 3. Evaluate and solve deadlocks by assessing various handling strategies related to each of the conditions for deadlock. 4. Interpret the mechanisms adopted for storage organization and access. 5. Interpret the mechanisms adopted for I/O organization and access.

UNIT-I: Introduction and Process Management:

Operating System Functionalities, Types of Operating Systems, User Operating System Interface, System calls, System Boot. Process Concept: Overview, Threads. Process Scheduling - Uniprocessor scheduling algorithms, Multiprocessor and Real-time scheduling algorithms.

UNIT-II: Memory Management:

Background, Swapping, Contiguous Memory Allocation, Paging, Segmentation. Virtual Memory Management: Demand Paging, Page replacement algorithms, Thrashing.

UNIT-III: Process Synchronization:

Inter Process Communication, Process Synchronization - Peterson's Solution, Bakery Algorithm, Semaphores, Critical Section, Monitors. Classical problems of synchronization. Deadlocks: Deadlock prevention, deadlock avoidance and Deadlock Detection and Recovery - Bankers Algorithm.

UNIT-IV: Storage Management:

File System-Basic Concepts, File System Structure, File System Mounting, Directory Structure, Allocation Methods, Free Space Management.

UNIT-V: I/O Management:

I/O Management: Disk Structure, RAID Structure, Disk Scheduling, Protection: Goals of Protection, Principles of Protection, Domain of Protection, Access Matrix.

Learning Resources:

1. Operating System Concepts - Operating System Concepts, Tenth Edition, Abraham Silberschatz, Peter Baer Galvin, Greg Gagne, John Wiley & Sons Inc.
2. Modern Operating Systems- Andrew S Tanenbaum, Prentice Hall
3. Operating Systems - Operating System: Internals and Design Principles , William Stallings
4. Operating Systems - System Programming and Operating Systmes D M Dhamdhare, Tata Mc Graw Hill
5. Operating Systems - Operating Systems: A Modern Perspective, Gary Nutt, Addison Wesley
6. Operating Systems - Operating Systems, Achyut S Godbole, Tata Mc Graw Hill
7. <https://nptel.ac.in/courses/106108101/>
8. <https://www.classcentral.com/course/udacity-introduction-to-operating-systems-3419>

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal Tests	:	2	Max. Marks for each Internal Tests	:	30
2	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
3	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5
Duration of Internal Tests		:	90 Minutes			

VASAVI COLLEGE OF ENGINEERING (Autonomous)

IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF INFORMATION TECHNOLOGY

Introduction to Artificial Intelligence

(AI&ML TRACK : OPEN ELECTIVE-III)

(Common for CIVIL, ECE, EEE & MECH) SYLLABUS OF B.E V- SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code: U23OE520IT
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hrs

COURSE OBJECTIVES	COURSE OUTCOMES <i>On completion of the course, students will be able to</i>
The objective of this course is to provide the necessary fundamentals, approaches in Artificial intelligence for problem solving for a goal-based single or multi agents with or without constraints and formalise soft computing techniques for better optimization for intelligent systems.	<ol style="list-style-type: none"> 1. Investigate applications of AI techniques in intelligent agents. 2. Apply various search algorithms for demonstrating agents, searching and inferencing 3. Analyse searching beyond classical search and adversarial Techniques. 4. Identify problem types which might have constraints and evolutionary computation. 5. Define the fuzzy systems, ethics and risks of AI.

UNIT-I:

Introduction to AI: What is AI, Foundations of AI, History of AI, State of the Art, Applications of AI.

Intelligent Agents: Agents and Environments, Good Behaviour: The Concept of Rationality, The Nature of Environments, The Structure of Agents.

UNIT-II:

Solving Problems by Search: Problem Solving Agents, Example problems, Searching for Solutions, Uninformed Search Strategies: Breadth first search, Depth-first search, Depth limited search, Iterative deepening depth first search

Informed (Heuristic) Search Strategies: Greedy best first search, A* Search, Optimality of A*, Heuristic Functions.

UNIT-III:

Beyond Classical Search: Local search and optimization problems, Local search in continuous spaces, Searching with non-deterministic actions and partial observations.

Adversarial Search: Games, Optimal decisions in games, Alpha-Beta Pruning, Imperfect real time decisions.

UNIT-IV:

Constraint Satisfaction Problems: Defining Constraint Satisfaction Problems, Constraint Propagation, Backtracking Search for CSPs, Local Search for CSPs, The Structure of Problems.

Introduction to Evolutionary Computation: Representation – The Chromosome, Initial Population, Fitness Function, Selection, Reproduction Operators, Stopping Conditions, Evolutionary Computation versus Classical Optimization.

UNIT-V:

FUZZY Systems, Logic and Reasoning: Fuzzy Sets- Formal Definitions, Membership Functions, Fuzzy Operators, Fuzzy Set Characteristics, Fuzziness and Probability, Fuzzy Inferencing.

Philosophical foundations: Weak AI, Strong AI, Ethics of AI and Risks of AI.

Learning Resources:

1. Artificial Intelligence A Modern Approach Third Edition – Russell & Norvig
2. Computational Intelligence: An Introduction, 2nd Edition - [Andries P. Engelbrecht](#)
3. <https://online.stanford.edu/courses/cs221-artificial-intelligence-principles-and-techniques>
4. <https://nptel.ac.in/courses/106105077>
5. <https://ocw.mit.edu/courses/6-034-artificial-intelligence-spring-2005/>

The break-up of CIE: Internal Tests+ Assignments + Quizzes

1	No. of Internal Tests:	2	Max.Marks for each Internal Tests:	30
2	No. of Assignments:	3	Max. Marks for each Assignment:	5
3	No. of Quizzes:	3	Max. Marks for each Quiz Test:	5

Duration of Internal Test: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (Autonomous)
IBRAHIMBAGH, HYDERABAD – 500 031
DEPARTMENT OF MECHANICAL ENGINEERING

DRIVES AND CONTROL SYSTEMS FOR ROBOTICS
(Stream: Robotics)

(Open Elective-III) SYLLABUS FOR B.E. V-SEMESTER

Instruction : 3Hours	SEE Marks : 60	Course Code : U23OE510ME
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

Course objectives	Course Outcomes
<p>The objectives of this course are to:</p> <p>To provide students with a fundamental understanding of control systems and their applications in robotics.</p>	<p>On completion of the course, the student will be able to:</p> <ol style="list-style-type: none"> 1. Understand basic control system types and analyze block diagrams using transfer functions. 2. Interpret transient and steady-state responses and understand system stability concepts. 3. Represent control systems using state-space models and convert between state-space and transfer functions. 4. Understand control techniques to achieve precise and stable joint control in robotic systems. 5. Implement advanced control strategies to enhance the performance and interaction of robotic systems.

CO-PO and CO-PSO mapping															
CO	PO mapping												PSO mapping		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
CO1	3	2	2		2					2		2	2	2	
CO2	3	3	2		2							2	2	2	
CO3	3	3	2		2					2		2	2	2	
CO4	3	3	3	2	3					2		2	2	2	2
CO5	3	3	3	2	3					2		2	2	2	2

UNIT-I

Introduction to Control Systems: Examples of control systems, Transfer function of spring-mass-damper system, Transfer function of simple RLC circuit. Block diagrams, Block diagram reduction.

UNIT-II

Steady-State and Transient Response: Transient Response of first order and second order system to step input. Concept of steady-

state error. Stability: Introduction to the concept of stability using Routh-Hurwitz criterion.

UNIT-III

State-space representation of linear control systems: Basic concepts. State-space representation of spring-mass-damper system, State-space representation of simple RLC circuit. Conversion of Transfer function into State Space, Conversion of State-Space in to Transfer Function.

UNIT-IV

Independent Joint Control: Transfer function of Armature Controlled DC Motor, Proportional (P) Control, Proportional-Integral (PI) Control, Proportional-Derivative (PD) Control, Proportional-Integral-Derivative (PID) Control.

UNIT-V

Computed Torque Feed-forward Control, Force Control: Compliance Control, Impedance Control, Hybrid Force/Motion Control.

Learning Resources:

1. Norman S. Nise, "Control Systems Engineering", John Wiley & Sons, Inc., 2001.
2. Ogata, K. "Modern Control Engineering", Prentice Hall, 2004
3. Bruno Siciliano, Lorenzo Sciavicco, Luigi Villani, Giuseppe Oriolo, Robotics: Modelling, Planning and Control, Springer Science & Business Media, 2008
4. Spong, Mark W., and M. Vidyasagar, Robot dynamics and control. John Wiley & Sons, 2008.

The break-up of CIE: Internal Tests+Assignments + Quizzes

1	No. of Internal Tests:	02	Max.Marks for each Internal Test:	30
2	No. of Assignments:	03	Max. Marks for each Assignment:	05
3	No. of Quizzes:	03	Max. Marks for each Quiz Test:	05
	Duration of Internal Test:	90 Minutes		

VASAVI COLLEGE OF ENGINEERING (Autonomous)

IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF MECHANICAL ENGINEERING

INTRODUCTION TO ROBOTICS

(General Pool : (Open Elective-III) SYLLABUS FOR B.E. V-SEMESTER

L:T:P(Hrs./week):3	SEE Marks : 60	Course Code: U23OE520ME
Credits : 3	CIE Marks: : 40	Duration of SEE: 3 Hours

Course objectives	Course Outcomes
The objectives of this course are to: Identify robots and its peripherals for satisfactory operation and control of robots for industrial and non-industrial applications.	On completion of the course, the student will be able to 1. understand the anatomy of the robot and various robot configurations for its selection depending on the task. 2. classify the end effectors , understand different types of joints, various types of robot drive systems for carrying out the assigned job effectively. 3. analyze a planar manipulator through forward kinematics and understand the control of robot manipulator for better reliability and efficiency using python programming. 4. Classify the various sensors used in robots for proper selection to an application. 5. summarize various industrial and non-industrial applications of robots for their selection to a particular task.

CO-PO and CO-PSO mapping																
CO	PO mapping												PSO mapping			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
CO1	3	2			1	2	2					2	3	1	2	
CO2	3	2			1	2	2					2	3	1	2	
CO3	3	2			1	2	2					2	3	1	2	
CO4	3	2			1	2	2					2	3	1	2	
CO5	3	2			1	2	2					2	3	1	2	

UNIT-I ROBOT BASICS

Robot-Basic concepts, Definition, Need, Law, History, Anatomy, specifications.

Robot configurations-cartesian, cylindrical, polar ,articulated and SCARA, Robot wrist mechanism, Precision and accuracy of robot.

UNIT-II ROBOT ELEMENTS

End effectors-Classification, Robot drive system types: Electrical, pneumatic and hydraulic. Robot joints and links-Types, Robot

trajectories2D and 3D Transformation- Scaling, Rotation and Translation, Homogeneous transformation

UNIT-III ROBOT KINEMATICS AND CONTROL

Robot kinematics – Basics of direct and inverse kinematics. D-H matrix. Forward kinematics for a 2-link RR planar manipulator.

Control of robot manipulators – Point to point and Continuous Path Control. Robot programming methods.

UNIT-IV ROBOT SENSORS

Sensors in robots – Touch sensors-Tactile sensors – Proximity and range sensors. Force sensors, Light

Introduction to Machine Vision and Artificial Intelligence.

UNIT-V

ROBOT APPLICATIONS

Applications of robots in Industries, Medical, Household, Entertainment, Space, Underwater, Defense, and Disaster management.

Applications of Micro and Nanorobots, Future Applications of robots.

Learning Resources:

1. Mikell P. Groover, Mitchell Weiss, Roger N Nagel and Nicholas G Odrey, "Industrial Robotics Technology, Programming and Applications", TataMcGraw-Hill Publishing Company Limited , 2008.
2. Deb.S.R and Sankha Deb, "Robotics Technology and Flexible Automation", Tata McGraw HillPublishing Company Limited, 2010.
3. KlafterR.D, Chmielewski T.A, and Negin. M, "Robotic Engineering: An Integrated Approach", Prentice Hall of India Pvt. Ltd.,1994.
4. K.S. Fu,R.C. Gonzalez and C.S.G.Lee , "Robotics control, sensing, vision and intelligence",TataMcGraw-Hill Publishing Company Limited, 2008
5. R.K. Mittal and I.J.Nagrath"Robotics and Control", Tata McGraw-Hill Publishing Company Limited, 2003.

The break-up of CIE: Internal Tests+Assignments + Quizzes

1	No. of Internal Tests:	02	Max.Marks for each Internal Test:	30
2	No. of Assignments:	03	Max. Marks for each Assignment:	05
3	No. of Quizzes:	03	Max. Marks for each Quiz Test:	05
Duration of Internal Test: 90 Minutes				

VASAVI COLLEGE OF ENGINEERING (Autonomous)
IBRAHIMBAGH, HYDERABAD – 500 031
DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Modelling and Simulation of Photovoltaic Systems

(Open Elective-III) SYLLABUS FOR B.E. V SEMESTER

L:T: P (Hrs/Week):3:0:0	SEE Marks: 60	Course Code: U23OE510EE
Credits:3	CIE Marks: 40	Duration of SEE: 3Hours

COURSE OBJECTIVES The course will enable the students to:	COURSE OUTCOMES On completion of the course, students will be able to
1. Understand photovoltaic systems concepts, design criteria and conclusions, 2. Verify model of photovoltaic systems using PSpice.	1. Understand basics of solar radiation and PSpice software. 2. Use a simplified analytical model of solar cell which can be implemented in PSpice. 3. Examine basic equations of a solar cell and develop PSpice models 4. Describe the association of solar cells to form PV arrays and PV modules. 5. Interface PV systems to supply either DC or AC loads.

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	3	2	1				1					
CO2	3	2	1				1					
CO3	3	2	1				1					
CO4	3	2	1				1					
CO5	3	2	1				1					

Unit-1 Introduction to Photovoltaic Systems and PSpice

Photovoltaic system: Introduction, Important definitions: irradiance and solar radiation, Learning some of PSpice basics, Using PSpice subcircuits to simplify portability, PSpice piecewise linear (PWL) sources and controlled voltage sources, Energy input to the PV system: solar radiation availability, Problems

Unit-2 Spectral Response and Short-Circuit Current

Introduction: Absorption coefficient and Reflectance, Analytical solar cell model, PSpice model for the short-circuit spectral current density, Short-circuit current, Effects of solar cell material, DC sweep plots and I(V) solar cell characteristics, Ideal circuit model: series and shunt resistances and recombination terms, Problems

Unit-3 Electrical Characteristics of the Solar Cell

Ideal equivalent circuit, PSpice model of the ideal solar cell, Open circuit voltage, Maximum power point, Fill factor (FF) and power conversion efficiency, Generalized model of a solar cell, Effects of the series resistance on the short-circuit current and the open-circuit voltage, Effects of the shunt resistance, Effects of the recombination diode, Temperature effects, Problems

Unit-4 Solar Cell Arrays, PV Modules and PV Generators

Introduction, Series connection of solar cells, Identical solar cells in series, Bypass diode in series strings of solar cells, Shunt connection of solar cells, Shadow effects, The terrestrial PV module, Photovoltaic arrays, Photovoltaic generators and PV plants, Problems

Unit-5 Interfacing PV Modules to Loads and Battery Modelling

DC loads directly connected to PV modules, Photovoltaic pump systems, DC series motor PSpice circuit, Centrifugal pump PSpice model, PSpice simulation of a PV array-series DC motor-centrifugal pump system, PV modules connected to a battery and load, Lead-Acid battery PSpice model, PSpice model to commercial batteries, Simplified PSpice battery model, Problems

Learning Resources:

1. Luis Castaner and Santiago Silvestre, Modelling Photovoltaic Systems using PSpice, John Wiley & Sons Ltd, 2002
2. Paul Tobin, PSpice for Circuit Theory and Electronic Devices, Morgan & Claypool Publishers, 2007.
3. Muhammad H. Rashid, Introduction to Pspice Using Orcad for Circuits and Electronics, Prentice-Hall of India Pvt.Ltd, 2004.
4. Orcad Capture User's Guide, Cadence Design Systems, Second edition 2000.

The break-up of CIE : Internal Tests+Assignments+Quizzes

- | | | | | | |
|--------------------------|---|--------------------------------|-----------------------------------|---|---------------------------------|
| 1. No. of Internal Tests | : | <input type="text" value="2"/> | Max. Marks for each Internal Test | : | <input type="text" value="30"/> |
| 2. No. of Assignments | : | <input type="text" value="3"/> | Max. Marks for each Assignment | : | <input type="text" value="5"/> |
| 3. No. of Quizzes | : | <input type="text" value="3"/> | Max. Marks for each Quiz Test | : | <input type="text" value="5"/> |

Duration of Internal Tests :90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Introduction to Biomedical Electronics

(Open Elective - III)

SYLLABUS FOR B.E. V – SEMESTER (Civil, CSE, CSE (AI&ML), EEE, IT & Mechanical)

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: U23OE510EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> 1. To provide foundational knowledge of physiological systems and the origin of biomedical signals relevant to medical instrumentation. 2. To introduce the basic components and performance requirements of medical instrumentation systems, including intelligent and non-invasive systems. 3. To familiarize students with various electrodes and transducers used in biomedical applications, including their working principles and characteristics. 4. To develop understanding of therapeutic and prosthetic devices such as pacemakers, defibrillators, and ventilators, and their role in patient care. 5. To explore modern medical imaging technologies such as X-ray, CT, MRI, and thermography, and their applications in diagnostic medicine. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Recognize the fundamental need for biomedical signal acquisition and describe the structure and function of basic biomedical instrumentation systems. 2. Explain the principles and applications of bioelectric signals, and evaluate the use of electrodes and transducers in biomedical measurements. 3. Demonstrate the working principles and clinical relevance of therapeutic, prosthetic, and non-invasive biomedical instruments used in diagnosis and treatment. 4. Apply mathematical, physical, and computational principles to interpret and analyze data from modern medical imaging systems such as X-ray, CT, and MRI. 5. Integrate knowledge of biomedical instrumentation systems to analyze constraints and design considerations for safe, reliable, and intelligent healthcare solutions.

CO-PO-PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	1	2			1							1		3
CO2	2	2											1		3
CO3	2	1	3			2									2
CO4	3	2	2			2									3
CO5	2	2	2			2							1		2

UNIT-I:

Basics of Biomedical Electronics: Physiological systems of the body, sources of biomedical signals, basic medical instrumentation system, performance requirements of medical instrumentation systems, Intelligent medical instrumentation systems, General constraints in design of medical instrumentation systems.

UNIT - II:

Bioelectric Signals, Electrodes, Transducers: Origin of bioelectrical signals, recording electrodes, electrodes for ECG, EEG, EMG, micro-electrodes. Transducer: Introduction, classification of transducers, performance characteristics of transducers, displacement position and motion transducers, pressure transducers, photoelectric transducer.

UNIT - III:

Therapeutic and Prosthetic Devices: Cardiac pacemaker, defibrillators, hemodynamic & haemodialysis, ventilators, infant incubators, surgical instruments, therapeutic applications of laser.

UNIT - IV:

Non-invasive Instrumentation: Temperature measurements, principles of ultrasonic measurements and its applications in medicine, medical thermography, physics of thermography infrared detectors and thermographic detectors.

UNIT - V:

Modern Medical Imaging System: Radiography: Production of X-rays, units of X-radiation, block diagram of X-ray machine, MRI, computed tomography: Block diagram and working.

Learning Resources:

1. L. Cromwell, Biomedical Instrumentation and Measurements, Prentice Hall.
2. Handbook of Biomedical Instrumentation by R.S. Khandpur.
3. S.K. Venkata Ram, Bio-medical Electronics and Instrumentation, Galgotia Publications, Pvt. Ltd.

The break-up of CIE : Internal Tests + Assignments + Quizzes

1. No. of Internal Tests	: <input type="text" value="2"/>	Max. Marks for each Internal Test	: <input type="text" value="30"/>
2. No. of Assignments	: <input type="text" value="3"/>	Max. Marks for each Assignment	: <input type="text" value="5"/>
3. No. of Quizzes	: <input type="text" value="3"/>	Max. Marks for each Quiz Test	: <input type="text" value="5"/>

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

Signal Engineering

(Open Elective - III)

SYLLABUS FOR B.E. V – SEMESTER (CSE, CSE (AI&ML), ECE, EEE, IT & Mechanical)

L:T:P (Hrs./week) : 2:0:1	SEE Marks : 60	Course Code: U23OE530PH
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> To provide foundational knowledge of railway signaling systems and interlocking principles for the safe and efficient movement of trains. To familiarize students with the operation and safety aspects of various signaling equipment such as signals, point machines, relays, and track circuits. To impart an understanding of train working systems, station layouts, and modern interlocking techniques, supported by hands-on practical sessions at IRISSET. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Acquire knowledge on railway signaling principles. Acquire the working of railway signals & their failsafe and safety aspects. Understand various systems of train working, interlocking features and general requirements of signaling.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2	1												2
CO2	3	2	1												2
CO3	3	2	1												2

UNIT – I: Introduction to General Signaling (8 Hours)

Opening of Railways: Duties of Commissioners, Sanction to Open Railway for Public Carriage of Passengers, Requirements & Recommendations for Signaling and Interlocking Installations, Catechism for Signaling and Interlocking Installations, for 25KV AC, Spl layouts: Isolation, Ruling gradients, Slip, Catch sidings

Schedule of Dimensions: General, Station Yards, Electric Traction 25KV AC 50 Cycles, Clearances required for 25KV single phase AC Electric Traction.

General Rules: Definitions, Type of Signals; Adequate Distance, System of Working, Absolute Block system, Automatic Block System, Block Working, Level Crossings, Station Working Rules.

UNIT – II: Railway Signaling (6 Hours)

Station Layouts: MACLS, Signal Aspects, Location of Signals; Station Layouts: Single Line, Double Line, 2-Road, 3-Road, 4-Road.

Signaling Elements: Track Circuits & Axle Counters, Block Instruments, point machines, Relays, Relay Interlocking and Electronic Interlocking, Requirement of Signaling in 25KV AC Electrified Area.

Signaling Interlocking Plan: Essentials of Interlocking, Train Detection, Point Switching, Signal, Block Control, Aspect Control Chart.

UNIT – III: Signaling Equipment – I (8 Hours)

Details of Relays, Signal Cables. Signals, Control Panel & Operation – Safety features, Working.

Details of Point Machines – Components, Working, Circuit Progression, Testing, Safety features,

Level Crossing Gates – Working, Circuit Progression, Safety features

Details of Track Circuits, Axle Counters - Single section, Multi-section, Subsystems; Working and Application.

UNIT – IV: Signaling Equipment – II (8 Hours)

Details about Block Instruments – Types, Working, Circuit Progression, safety features Data Acquisition System – Interfaces, Fault Logic.

Details of Integrated Power Supply, CLS Panel, Lightning and Surge Protection.

Practicals at IRISSET Laboratory (12 Hours)

1. Relays, Signal Cables. Signals, Control Panel & Operation.
2. Point Machines - Components, Working, Circuit Progression, Testing.
3. Level Crossing Gates - Working, Circuit Progression.
4. Track Circuits, Axle Counters - Single section, Multi-section, Subsystems; Working and Application.
5. Block Instruments - Types, Working, Circuit Progression.
6. Data Acquisition System - Interfaces, Fault Logic.
7. Integrated Power Supply, CLS Panel, Lightning and Surge Protection.

The break-up of CIE : Internal Tests + Assignments + Quizzes

- | | | | |
|--------------------------|-----|------------------------------------|------|
| 1. No. of Internal Tests | : 2 | Max. Marks for each Internal Tests | : 30 |
| 2. No. of Assignments | : 3 | Max. Marks for each Assignment | : 5 |
| 3. No. of Quizzes | : 3 | Max. Marks for each Quiz Test | : 5 |

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
Accredited by NAAC with A++ Grade
DEPARTMENT OF MATHEMATICS

TRANSFORM TECHNIQUES

(OPEN ELECTIVE)

For B.E., V - Semester – CBCS (Common to CSE, AIML & IT Branches)

L:T: P (Hrs/Week): 3:0:0	SEE Marks: 60	Course Code: U23OE510MA
Credits:3	CIE Marks: 40	Duration of SEE: 3Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<p>The course will enable the students to:</p> <ol style="list-style-type: none"> 1. Understand the Definition of Laplace and its Properties. 2. Understand the Definition of inverse Laplace Transforms- Properties. 3. Understand the applications of Laplace Transforms. 4. Study the Definition of Z- Transforms and its properties. 5. Understand the applications of Z- Transforms 	<p>At the end of the course students will be able to:</p> <ol style="list-style-type: none"> 1. Evaluate Laplace transforms of functions. 2. Evaluate Inverse Laplace transforms of functions. 3. Apply Laplace transforms to evaluate integrals and to solve ordinary differential equations arising in engineering problems. 4. Evaluate Z- transforms of Sequences 5. Apply Z-transforms to solve ordinary difference equations arising in engineering problems.

UNIT – I: (8 Hours)

LAPLACE TRANSFORMS

Introduction to Laplace transforms - Existence of Laplace Transform – Properties of Laplace Transform-First shifting theorem - Second shifting theorem -Change of scale property –Differentiation of Laplace transform – Integration of Laplace Transform – Laplace Transform of Derivatives - Laplace Transform of Integrals

UNIT – II: (8 Hours)

INVERSE LAPLACE TRANSFORMS

Introduction to Inverse Laplace transforms -Properties of Inverse Laplace Transform-First shifting theorem - Second shifting theorem -Change of scale property- Multiplication with s - Division by s – Convolution Theorem (without proof).

UNIT – III: (8 Hours)

APPLICATIONS OF LAPLACE TRANSFORMS

Applications of Laplace transforms to Initial and Boundary Value Problems upto second order –Laplace transform of periodic functions – Triangular wave – Square wave – Saw tooth wave.

UNIT – IV: (8 Hours)

Z-TRANSFORMS

Introduction - Z-transforms of Standard sequences - Linearity Property – Scaling Property - Shifting Properties- Initial value theorem - Final value theorem – Differentiation of Z-transform.

UNIT – V: (8 Hours)

INVERSE Z-TRANSFORMS

Introduction –Inverse Z-transforms of Standard functions - Convolution Theorem – Application of Z-Transforms to solve Difference Equations.

Text Books:

1. Advanced Engineering Mathematics, Third Edition, R. K. Jain and S. R. K. Iyengar, Narosa Publishing House.
2. Higher Engineering Mathematics, Dr.B.S Grewal 40th Edition, Khanna Publishers.

Reference Books:

1. Advanced Engineering Mathematics, Kreyszig E, 8 th Edition, John Wiley & Sons Ltd, 2006.
2. A text book of Engineering Mathematics by N.P.Bali & Manish Goyal, Laxmi Publication.

Online Resources:

https://onlinecourses.nptel.ac.in/noc24_ma17/preview

The break-up of CIE : Internal Tests + Assignments + Quizzes

1	No. of Internal	:	2	Max. Marks for each Internal Tests	:	30
2	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
3	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5
4	Duration of Internal	:	90 Minutes			

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
DEPARTMENT OF HUMANITIES AND SOCIAL SCIENCES

INTRODUCTION TO PHILOSOPHY

B.E-V SEMESTER GENERAL POOL-OE

Instruction: 3 Hrs/week	SEE Marks: 60	Course Code: U23OE330EH
Credits: 3	CIE Marks:40	SEE: 3 hrs.

Course Objectives	Course Outcomes
What the course aims to achieve 1. To introduce students to the major branches, questions, and methods of philosophy. 2. To develop critical and logical thinking through philosophical analysis. 3. To explore key philosophical texts and thinkers from various traditions. 4. To encourage reflection on ethical, metaphysical, and epistemological issues. 5. To cultivate the ability to construct and evaluate arguments.	What students should be able to demonstrate after completing the course 1. Define and explain foundational philosophical concepts and theories. 2. Analyze and critique philosophical arguments using logical reasoning. 3. Compare perspectives from different philosophical traditions and historical periods. 4. Apply philosophical thinking to contemporary ethical and social issues. 5. Formulate clear, coherent arguments in both oral and written form.

Unit 1: What Is Philosophy?

Definition and scope of philosophy

Branches of philosophy: metaphysics, epistemology, ethics, logic, aesthetics

Philosophical methods and the role of reasoning

Unit 2: Knowledge and Reality (Epistemology and Metaphysics)

What can we know? (Skepticism, rationalism, empiricism)

Appearance vs. reality

The mind-body problem

Unit 3: Ethics and Moral Philosophy

What is the good life?

Major ethical theories: utilitarianism, deontology, virtue ethics

Moral dilemmas and applied ethics

Unit 4: Political and Social Philosophy

The state and justice

Liberty, rights, and social contract theory
Civil disobedience and authority

Unit 5: Logic and Critical Thinking

Arguments, premises, and conclusions
Fallacies and sound reasoning
Introduction to symbolic logic

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal tests	:	2	Max.Marks	:	30
2	No. of assignments	:	3	Max. Marks	:	5
3	No. of Quizzes	:	3	Max. Marks	:	5

Duration of Internal Tests : 90 Minutes

VASAVI COLLEGE OF ENGINEERING (Autonomous)
IBRAHIMBAGH, HYDERABAD – 500 031
Department of H & SS

Basics of Entrepreneurship

(Open Elective-III) SYLLABUS FOR B.E V Semester

L:T: P (Hrs./week):3: 0 :	SEE: 60	Course Code: U23OE540EH
Credits: 3	CIE: 40	Duration of SEE : 3 Hours

Course objectives	Course Outcomes
The objectives of this course are to: 1. Deeply understand and discover entrepreneurship 2. Build a strong foundation for the students to start, build, and grow a viable and sustainable venture 3. Develop an entrepreneurial mind-set equipped with the critical skills and knowledge required	On completion of the course the student will be able to: 1. Take-up entrepreneurship as a career choice 2. Create and Validate business models. Build a Minimum Viable Product (MVP). 3. Identify various costs and revenue streams for a venture. 4. Build successful teams and acquire sales skills. 5. Understand the business regulations and various Government schemes available.

UNIT-I

Introduction to Entrepreneurship: Definition of Entrepreneurship, Entrepreneurship as a career choice, Benefits and Myths of Entrepreneurship; Characteristics, Qualities and Skills of an Entrepreneur. Impact of entrepreneurship on the Economy and Society.

Opportunity and Customer Analysis: Identify your Entrepreneurial Style, Identify Business Opportunities, Methods of finding and understanding Customer Problems, Process of Design Thinking, Identify Potential Problems, Customer Segmentation and Targeting, Customer Adoption Process, Crafting your Value Propositions, Customer-Driven Innovation.

UNIT-II

Business Model and its Validation: Types of Business Models, Lean Approach, the Problem-Solution Test, Solution Interview Method, Difference between Start-up Venture and small Business, Industry Analysis, Identify Minimum Viable Product (MVP), Build-Measure-Learn Feedback Loop, Product-market fit test.

UNIT-III

Economics and Financial Analysis: Revenue streams and pricing, Income analysis and Cost Analysis-Product Cost and Operation Cost, Basics of Unit Costing, Profit Analysis, Customer Value Analysis, Different Pricing Strategies, Investors' Expectations, Pitching to Investors and Corporate.

UNIT-IV

Team Building and Project Management: Leadership Styles, Team Building in Venture, Role of good team in Venture, Roles and Responsibilities, Explore Collaboration Tools and Techniques-brainstorming, Mind Mapping. Importance of Project Management, Time Management, Work Flow, Network Analysis Techniques.

UNIT-V

Marketing & Business Regulations: Positioning, Positioning Strategies, Building Digital Presence and Leveraging Social Media, Measuring effectiveness of Channels, Customer Decision-making Process, Sales plans and Targets, Unique Sales Proposition (USP), Follow-up and Close Sales. Business Regulations of starting and operating a Business, Start-up Ecosystem, Government schemes.

Learning Resources:

4. Robert D. Hisrich, Michael P Peters, "Entrepreneurship", Sixth edition, McGraw-Hill Education.
5. Thomas W. Zimmerer, Norman M. Scarborough, "Essentials of Entrepreneurship and small businessManagement", Fourth edition, Pearson, New Delhi, 2006.
6. Alfred E. Osborne, "Entrepreneurs Toolkit", Harvard Business Essentials, HBS Press, USA, 2005
7. MadhurimaLall and ShikhaSahai, "Entrepreneurship", Excel Books, First Edition, New Delhi,2006
8. Web Resource: <http://www.learnwise.org>

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal tests	:	2	Max.Marks	:	30
2	No. of assignments	:	3	Max. Marks	:	5
3	No. of Quizzes	:	3	Max. Marks	:	5

Duration of Internal Tests : 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
DEPARTMENT OF HUMANITIES AND SOCIAL SCIENCES

Introduction to Financial Analytics

(Stream based Open Elective)

Instruction: 3 Hrs/week	SEE Marks: 60	Course Code: U23OE520EH
Credits: 3	CIE Marks:40	SEE: 3 hrs.

COURSE OBJECTIVES	COURSE OUTCOMES
<p>The course will enable the learners to:</p> <ol style="list-style-type: none"> 1. To gain knowledge of tools of financial analysis 2. To understand valuation methodologies of Financial Debt instruments 3. To understand corporate valuation methodologies 	<p>On completion of the course, students will be able to:</p> <ol style="list-style-type: none"> 1. Differentiate effective rates of interest vs normal rates of interest. Understand time value of money 2. Analyse financial statements of a company. Understand efficient usage of capital. 3. To understand the impact of debt on the capital structure and valuations of a company. 4. Understand basis of financial projections, Valuation methods etc.

This course gives an overview of key inputs, covering time value of money, interest rates and others, required to take rational financial decisions. This course gives an insight of tools used to analyse and interpret financial statements of a company and thereby value a company's worth.

This is a theory cum numerical/case-study based paper. Provides exposure to students regarding Profit & Loss statement, Balance sheet & cash flow statement. Objectives of capital structure etc

Creates awareness about analysing a company from an investment perspective.

Unit 1 (5 hours)

introduction to Financial Management - Meaning - Financial Decisions- Interrelation between Financial decisions - Time Value of Money - concept of Present Value and Future value - Effective Vs Nominal rates of interest - Amortization (including simple numerical problems)

Unit 2 (10 hours)

Financial statement Analysis - Financial statements- components of financial statements- Profit and Loss - Balance sheet - cashflow statement- building blocks of financial statements- sensitivity of various components on the profitability - Inter and Intra Company comparison - Ratio Analysis, common Size statements.(Including numericals on Inter and Intra company comparison)

Unit 3 (8 hours)

Debt Securities - Types of Bonds - Bond Indenture -Valuation of Bonds - Bonds with Annual and Semi Annual Interest payments - Current Yield- Yield to Maturity and Yield to Call - Bond Duration importance and Computation - Bond Portfolio management

Unit 4 (5 hours)

Capital Structure - Concept - Sources of Finance - Determinants of capital Structure - EBIT - EPS Analysis - Effect of Taxation - consideration of Management control.

Unit 5 (15 hours)

Business Valuation - concept -purpose and Hindrances -Projected Financials- Methods of Valuation Discounted Free cash Flow Method- Net Assets Based - comparable company- Market multiples Business Valuation in Mergers- Real life Examples

Text Books Units 1,2,3,4 -Financial Management by M Y Khan

Unit 5 * Institute of Company Secretaries Study book

Websites: Wikipedia.com; Investopedia.com;

Newspaper: Business Standard; Economic Times

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal tests	:	2	Max.Marks	:	30
2	No. of assignments	:	3	Max. Marks	:	5
3	No. of Quizzes	:	3	Max. Marks	:	5

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
DEPARTMENT OF HUMANITIES AND SOCIAL SCIENCES

Marketing Management For Engineers

(Stream based Elective)

SYLLABUS FOR B.E - V SEMESTER

Instruction: 2 Hours	SEE: 60	Course code: U230E510EH
Credits: 3	CIE: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
The course will enable the learners to: <ol style="list-style-type: none">1. To introduce fundamental concepts and principles of marketing relevant to engineering fields.2. To help students understand market needs and consumer behavior in technical markets.3. To develop skills in product development, pricing strategies, and promotion techniques for engineering solutions.4. To explore the role of marketing in innovation, technology, and B2B (business-to-business) sectors.5. To enable engineers to communicate the value of technical products to diverse stakeholders.	At the end of the course the learners will be able to: - <ol style="list-style-type: none">1. Define and explain core marketing concepts such as segmentation, targeting, and positioning.2. Analyze consumer and industrial buyer behavior using data and market research.3. Design basic marketing plans including product, price, place, and promotion strategies for technical products.4. Apply marketing principles to launch and promote innovations or engineering solutions.5. Communicate complex technical features in a customer-centric, value-driven language..

UNIT-1 : Introduction

Concept and importance of Marketing - Market Vs Marketing – Interface with Finance and Production - Marketing Mix – Marketing Environment – Internal and External

UNIT-2 : Market Segmentation and Positioning

Concept - Levels and Bases for Segmentation - Segmenting Consumer Markets and Business Markets - Evaluation of Market Segments - Selecting Market Segments - Product Positioning, Positioning Strategies

UNIT-3 : Buyer Behaviour

Introduction to buyer behaviour - Contemporary dimensions of buyer behaviour - Motivation and buyer behavior, Consumer decision making and buyer attitude: Information search, evaluation of alternatives. Steps between evaluation of alternatives and purchase decision, Post-purchase behaviour.

UNIT-4 : Advertisement and Promotion

Promotion Decision - Promotion mix - Advertising Decision, Advertising objectives - Advertising and Sales Promotion – Developing Advertising Programme – Role of Media in Advertising - Advertisement effectiveness

UNIT-5 : Digital Marketing

Importance of digital marketing - Difference between traditional marketing and digital marketing - Trends and scenario of the industry. Importance of Search Engine Optimization (SEO), Digital Campaign (creation, Site targeting, Keyword targeting, Demographic targeting/ bidding) - Blogging, Social networking, Video creation & Sharing, Use of different social media platforms, Web analytics.

Learning resources:-

Prescribed Text Books

Marketing Management – A South Asian Perspective, 13th Edition, by Philip Kotler ISBN 978-0-12-600998-6

Fundamentals of Digital Marketing, Puneet Bhatia, Pearson Ed , ISBN – 978-9352861415

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal tests	:	2	Max.Marks	:	30
2	No. of assignments	:	3	Max. Marks	:	5
3	No. of Quizzes	:	3	Max. Marks	:	5

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

List of Open Elective-IV Courses		
Department	Code	Title
Civil	U23OE610CE	Project Management
CSE	U23OE610CS	Fundamentals of Database Management System
MECH	U23OE610ME	Industry 4.0 (Stream: Robotics)
MECH	U23OE620ME	Additive Manufacturing and its Applications (General Pool)
IT	U23OE610IT	Web application development & Security
IT	U23OE620IT	Introduction to Machine Learning (Stream based (AI&ML))
EEE	U23OE610EE	Introduction to Batteries and Battery management System
ECE	U23OE610EC	Internet of Things and Applications
ECE	U23OE630PH	Automatic Train Protection System – Kavach
MATHS	U23OE610MA	Advanced Probability and Statistical Methods
H&SS	U23OE630EH	Introduction to Psychology
H&SS	U23OE640EH	Advanced course in Entrepreneurship
H&SS	U23OE620EH	Business Intelligence (BFSI Stream)

VASAVI COLLEGE OF ENGINEERING (Autonomous)
IBRAHIMBAGH, HYDERABAD – 500 031
DEPARTMENT OF CIVIL ENGINEERING

PROJECT MANAGEMENT

(OPEN ELECTIVE-IV) SYLLABUS FOR B.E.VI-SEMESTER

L:T:P(Hrs/Week):3:0:0	SEE Marks:60	Course Code: U23OE610CE
Credits: 3	CIEMarks:40	Duration of SEE:3Hours

COURSE OBJECTIVES	COURSE OUTCOMES
Objectives of this course are to:	Upon the completion of this course the students will be expected to:
<ol style="list-style-type: none"> 1. Learn the concept of project management along with function and objectives. 2. Understand various techniques used for project planning such as bar charts, CPM, PERT and crashing of networks. 3. Acquire knowledge on various types of contracts, tenders. 	<ol style="list-style-type: none"> 1. Understand the objectives, functions and principles of management in projects. 2. Practice the network techniques like CPM and PERT for better planning and scheduling of engineering works. 3. Analyse the importance of cost and time in network analysis and planning the work accordingly. 4. Knowledge on Contracts, Tenders, and Work orders related to the projects. 5. Interpret the concept of Linear Programming and solve problems by Graphical and Simplex methods.

UNIT-I: Significance of Project Management: Importance of Project Management, Types of projects, Project Management Cycle, Objectives and functions of project management, management team, principles of organization and types of organization.

UNIT-II: Planning: Project Planning, bar charts, network techniques in project management – CPM Expected likely, pessimistic and optimistic time, normal distribution curve and network problems of PERT.

UNIT-III: Time Cost Analysis: Cost time analysis in network planning, updating

UNIT-IV: Contracts: Introduction, types of contracts and their advantages and disadvantages, conditions of contracts, Introduction to Indian contract act.

Tender: Tender form, Tender Documents, Tender Notice, Work Order

UNIT-V: Linear Programming and Optimization Techniques: Introduction to optimization-Linear programming, Importance of optimization, Simple problems on formulation of LP. Graphical method, Simplex method.

Learning Resources:

1. Srinath L.S., PERT and CPM: Principles and Application, Vision IAS, 2020.
2. Peret, F, Construction Project Management an Integrated approach, Taylor and Francis, Taylor and Francis Group, London & New York, 2019
3. Punmia B.C., and Khandelwal, PERT and CPM, Laxmi Publications, 2022.
4. Gahloj. P.S. and Dhiv. B.M., Construction Planning and Management, Wiley Eastern Ltd., 2018.
5. Kumar NeerajJha., Construction Project Management: Theory and Practice, Pearson Education, India, 2015.
6. Seetharaman S., Construction Engineering and Management, Umesh Publications, 2017.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal Tests	:	2	Max. Marks for each Internal Test	:	30
2	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
3	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5
Duration of Internal Tests		:	90 Minutes			

VASAVI COLLEGE OF ENGINEERING (Autonomous)

ACCREDITED BY NAAC WITH 'A++' GRADE

IBRAHIMBAGH, HYDERABAD – 500 031

Department of Computer Science & Engineering

Fundamentals of Database Management System

(OPEN ELECTIVE-IV)

SYLLABUS FOR B.E. VI-SEMESTER (COMMON FOR CIVIL, ECE, EEE & MECH)

L:T:P (Hrs./week): 3:0:0	SEE Marks : 60	Course Code :U23OE610CS
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES		COURSE OUTCOMES	
		<i>On completion of the course, students will be able to</i>	
1	Identify different issues involved in the design and implementation of a database system.	1	Identify the functional components of database management system. Create conceptual data model using Entity Relationship Diagram
2	Understand transaction processing.	2	Transform a conceptual data model into a relational model
		3	Design database using normalization techniques
		4	Apply indexing and hashing techniques for effective data retrieval
		5	Explain transaction processing.

CO-PO and CO-PSO mapping																
CO	PO												PSO			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
CO1	2		2									1	1		2	
CO2	2	1	2										1		2	
CO3	2	1	2		2							2	2		2	
CO4	2	1	2		2							1	2		2	
CO5	2	1	1									1	2		2	

UNIT-I

Introduction: Database System Application, Purpose of Database Systems, View of Data, Database Languages, Relational Database, Database Architecture, Database Users and Administrators.

Database Design and E-R Model: Overview of the Design Process, the E-R Model, Constraints, E-R Diagrams.

UNIT-II

Relational Model: Structure of Relation Database, Relational Algebra Operations, Modification of the Database.

Structured Query Language: Introduction, Basic Structure of SQL Queries, Set Operations, Aggregate Functions, Null Values, Nested Sub queries, Views.

UNIT-III

Relational Database Design: Features of Good Relational Designs, Atomic Domains and first Normal form, Decomposition Using Functional Dependencies.

UNIT-IV

Indexing and Hashing: Basic Concepts, Ordered Indices, B+ Tree Index Files, Static Hashing, Dynamic Hashing, Comparison of Ordered Indexing and Hashing.

UNIT-V

Transaction Management: Transaction concept, Storage Structure, Transaction Atomicity and Durability, Transaction Isolation and Atomicity, Serializability, Recoverability.

Learning Resources:

1. Abraham Silberschatz, Henry F Korth, Sudharshan S, Database System Concepts, 6th Edition(2011), McGraw-Hill International Edition.
2. Date CJ, Kannan A, Swamynathan S, An Introduction to Database System , 8th Edition(2006) Pearson Education.
3. Raghu Ramakrishna, and Johannes Gehrke, Database Management Systems, 3rd Edition(2003), McGraw Hill.
4. RamezElmasri, Durvasul VLN Somyazulu, Shamkant B Navathe, Shyam K Gupta, Fundamentals of Database Systems, 4th Edition(2006), Pearson Education.
5. Peter rob, Carlos coronel, Database Systems, (2007), Thomoson.
6. <http://nptel.ac.in/courses/106106093/>

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal Tests	:	2	Max. Marks for each Internal Tests	:	30
2	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
3	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5
Duration of Internal Tests		:	1 Hour 30 Minutes			

VASAVI COLLEGE OF ENGINEERING (Autonomous)

IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF MECHANICAL ENGINEERING

INDUSTRY 4.0

(Open Elective-IV) SYLLABUS FOR B.E VI Semester

L:T: P (Hrs./week):3: 0 : 0	SEE Marks:60	Course Code : U23OE610ME
Credits: 3	CIE Marks:40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
The objectives of the course is to	On completion of the course, students will be able to
provide an overview of Industry 4.0 and its impact on modern manufacturing and develop skills for implementing industry 4.0 technologies in production processes.	<ol style="list-style-type: none"> 1. analyse the basic principles and technologies for smart factories and identify their applications in modern manufacturing. 2. evaluate the concepts of Cyber-Physical Systems (CPS) and Cyber-Physical Production Systems (CPPS) and their role in creating new business models. 3. apply the concepts of Digital Twins and Assistance Systems in production processes and their benefits. 4. develop strategies for ensuring safety and security in networked production environments and analyse the challenges and opportunities of Human-Robot Collaboration (HRC). 5. analyse the benefits and challenges of Cloud Manufacturing and the Connected Factory and develop strategies for implementing smart work pieces.

UNIT – I

Introduction

Definition of Industry 4.0, Comparison of Industry 4.0 Factory and today's Factory, Difference between conventional automation and Industry 4.0.

Basic principles and technologies of a Smart Factory

Internet of Things (IoT) & Industrial Internet of Things (IIoT) & Internet of Services, Big Data, Cyber-Physical Systems, Value chains in manufacturing companies, Customization of products, Digital Twins, Cloud Computing / Cloud Manufacturing, Security issues within Industry 4.0 networks.

UNIT – II

Cyber-Physical Systems (CPS) and Cyber-Physical Production Systems (CPPS)

Definition of Cyber-Physical System, Core elements of Cyber-Physical Systems and Cyber-Physical Production Systems, Control theory and real-time requirements, Self-organization principles, Communication in cyber-physical systems, Design Methods for Cyber-physical Systems, Applications for cyber-physical systems.

Cyber-Physical Systems and new Business Models

How CPS can induce new Business Models, The Role of horizontal and vertical value streams, New Business Models for the Smart Factory, Characteristics of Business Models within the Smart Factory, Examples of new Business Models: Service provider, Data provider, Technology provider, Platform provider.

UNIT – III

Digital Twins in Production

Basic concepts of Digital Twins, Benefits, impact and challenges of Digital Twins, Features and Implementation of Digital Twins, Types of Digital Twins, Digital Twin use cases, Applications for digital twins in production.

Assistance systems for production

The connected worker within the Industry 4.0 scenario, Diversity-driven workplaces, Human-and task-centered assistance systems, Technical tools ("Ambient Assisted Working" (AAW)), Mobile information technologies, Shop floor information systems, Production line support systems, Manipulator systems and intelligent chairs, Human work support by using exoskeletons, Applications of assistance systems in production.

UNIT –IV

Human-Robot Collaboration

Human-Robot Collaboration in Industry, Collaborative Robots: tasks, examples, Types of Human-Robot Collaboration, Safety of Human-Robot Collaboration, Applications with Collaborative Robots.

Safety and Security in networked Production Environments

Definition of Safety with Industry 4.0, Safety for connected Machines and Systems, Safety in Human Robot cooperation, Optimizing Safety with Industry 4.0, Security & Security Risks with Industry 4.0.

UNIT – V

Cloud Manufacturing and the connected factory

Virtualization, Cloud Platforms, Big data in production, Cloud-based ERP and MES solutions, Connected factory applications, IT security for cloud applications.

The smart work piece

Intelligent work piece, Work piece tagging, QR codes and RFID, Communication between work piece and environment, Multi-agent systems in production, Applications for smart work pieces.

Learning Resources:

1. Alasdair Gilchrist, Industry 4.0: The Industrial Internet of Things, Apress, 2016.
2. Ibrahim Garbie, Sustainability in Manufacturing Enterprises: Concepts, Analyses and Assessments for Industry 4.0, Illustrated Edition, Springer, 2016.
3. Klaus Schwab, The Fourth Industrial Revolution, Crown, 2017.

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal Tests:	02	Max. Marks for each Internal Test:	30
2	No. of Assignments:	03	Max. Marks for each Assignment:	5
3	No. of Quizzes:	03	Max. Marks for each Quiz Test:	5
Duration of Internal Test: 90 Minutes				

VASAVI COLLEGE OF ENGINEERING (Autonomous)

IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF MECHANICAL ENGINEERING

ADDITIVE MANUFACTURING AND ITS APPLICATIONS

(General Pool) (Open Elective-IV) SYLLABUS FOR B.E VI Semester

L:T: P (Hrs./week):3: 0 : 0	SEE Marks:60	Course Code : U23OE620ME
Credits: 3	CIE Marks:40	Duration of SEE : 3 Hours

Course objectives	Course Outcomes
The objectives of this course are to: understand the fundamentals of various additive manufacturing technologies and their applications in Engineering Industry.	On completion of the course the student will be able to: 1. Understand the fundamentals of prototyping and the various data formats used in Additive Manufacturing. 2. Study the principle, process, advantages, limitations and case studies of liquid based AM systems. 3. Study the principle, process, advantages, limitations and case studies of solid based AM systems. 4. Study the principle, process, advantages, limitations and case studies of powder based AM systems. 5. Study the applications of AM in various engineering industries as well as the medical field.

CO-PO and CO-PSO mapping																
CO	PO mapping												PSO mapping			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
CO1	2	3	2		2	1										
CO2	3	2	2		3	2										
CO3	3	2	2		3	2										
CO4	3	2	2		3	2										
CO5	1	3	3		3	3										

Unit-I

Introduction, Prototyping fundamentals, Historical development, Advantages of AMT, Commonly used terms, **Fundamental Automated Processes**, process chain, 3D modeling, Data Conversion, and transmission, Checking and preparing, Building, Post processing, RP data formats, **Newly Proposed formats**, Classification of AMT process.

Unit-II

Liquid based systems: Stereo lithography apparatus (SLA): Models and specifications, process, working principle, photopolymers, photo polymerization, layering technology, laser and laser scanning, applications, advantages and disadvantages, case studies.

Solid ground curing (SGC): Models and specifications, process, working, principle, applications, advantages and disadvantages, case studies.

UNIT III

Solid based systems: Laminated object manufacturing (LOM): Models and specifications, Process, Working principle, Applications, Advantages and disadvantages, Case studies.

Fused Deposition Modeling (FDM): Models and specifications, Process, Working principle, Applications, Advantages and disadvantages, Case studies.

Unit-IV

Powder Based Systems: Selective laser sintering (SLS): Models and specifications, process, **materials**, working principle, applications, advantages and disadvantages, case studies.

Three dimensional printing (3DP): Models and specification, process, working principle, applications, advantages and disadvantages, case studies.

UNIT-V

Applications of AM systems: Applications in **Design**, aerospace industry, automotive industry, jewellery industry, coin industry, GIS Application, arts and architecture.

RP medical and bio engineering Application: planning and simulation of complex surgery, customized implant and prosthesis, design and production of medical devices, forensic science and anthropology, visualization of bio-molecules.

Learning Resources:

1. Chua C.K., Leong K.F. and LIM C.S Rapid prototyping: Principles an Applications, World Scientific publications, 3rdEd., 2010
2. D.T. Pham and S.S. Dimov, "Rapid Manufacturing", Springer, 2001
3. Terry Wohlers, " Wholers Report 2000", Wohlers Associates, 2000
4. Paul F. Jacobs, " Rapid Prototyping and Manufacturing"—, ASME Press, 1996
5. Ian Gibson, Davin Rosen, Brent Stucker "Additive Manufacturing Technologies, Springer, 2nd Ed, 2014.

The break-up of CIE: Internal Tests+ Assignments + Quizzes

1	No. of Internal Tests:	02	Max.Marks for each Internal Test:	30
2	No. of Assignments:	03	Max. Marks for each Assignment:	05
3	No. of Quizzes:	03	Max. Marks for each Quiz Test:	05
Duration of Internal Test: 90 Minutes				

VASAVI COLLEGE OF ENGINEERING (Autonomous)
IBRAHIMBAGH, HYDERABAD – 500 031
DEPARTMENT OF INFORMATION TECHNOLOGY

WEB APPLICATION DEVELOPMENT AND SECURITY

(GENERAL TRACK : OPEN ELECTIVE-IV)

(Common for CIVIL, ECE, EEE & MECH) SYLLABUS FOR B.E VI- SEMESTER

L:T:P(Hrs./week): 3:0:0	SEE Marks : 60	Course Code : U23OE610IT
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hrs

COURSE OBJECTIVES	COURSE OUTCOMES
1) Acquire basic skills for designing static and dynamic Web Applications using HTML, CSS, Java Script, Bootstrap and XML. 2) Acquire fundamental knowledge of Web Security concepts	On completion of the course, students will be able to 1. Design a static web pages using HTML, CSS. 2. Create dynamic web pages and client side validation using JavaScript. 3. Develop responsive web applications using Bootstrap. 4. Build an application using an MVC Framework and XML 5. Analyze and evaluate web security attacks.

UNIT-I: Introduction

Introduction: World Wide Web, Web Browsers, Web Servers, URL, HTTP, TCP Port. HTML: Standard HTML document structure, Basic Tags, Images, Hypertext Links, Lists, Tables, Frames. CSS: In-line style sheets, Internal Style sheets and External Style sheets.

UNIT-II: Basics of JavaScript

JavaScript: Introduction, Basics of JavaScript-variables, data types and operators, Control Structures, Arrays, Functions, HTML Forms, Events and event handling.

UNIT-III: Bootstrap

Bootstrap: The Grid system, Layout components: Tables, Images, alerts, buttons, badges, progress bars, cards, drop downs, pagination, Collapse, Navbar, Carousel.

UNIT-IV: XML

XML- The Syntax of XML, XML Document Structure, Document Type Definitions.

Introduction to MVC - Introduction to Model View Controller Architecture

UNIT-V: Web Security Fundamentals

Web Hacking Basics, HTTP & HTTPS URL, Evolution of Web Applications - Web Application Security - Core Defence Mechanisms - Handling User Access - Handling User Input- Handling Attackers - Managing the Application, Introduction to Web 2.0

Learning Resources:

1. Robert W. Sebesta, Programming the World Wide Web, 7th Edition (2014), Pearson Education.
2. "Web Technologies", 7th Edition, Uttam K.Roy, 2012.
3. Paul J. Deitel, Harvey M. Deitel, Abbey Deitel, Internet & World Wide Web How to Program, 5th Edition, Pearson Education.
4. <http://getbootstrap.com/>

The break-up of CIE: Internal Tests+ Assignments + Quizzes

1	No. of Internal Tests	:	2	Max. Marks for each Internal Tests	:	30
2	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
3	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5
	Duration of Internal Tests	:		90 Minutes		

VASAVI COLLEGE OF ENGINEERING (Autonomous)
IBRAHIMBAGH, HYDERABAD – 500 031
DEPARTMENT OF INFORMATION TECHNOLOGY

INTRODUCTION TO MACHINE LEARNING

(AI&ML TRACK : OPEN ELECTIVE-IV)

(Common for ECE, EEE, MECH & CIVIL) SYLLABUS FOR B.E VI- SEMESTER

L:T:P (Hrs./week): 3:0:0	SEE Marks :60	Course Code: U23OE620IT
Credits: 3	CIE Marks: 40	Duration of SEE :3Hrs

COURSE OBJECTIVES	COURSE OUTCOMES <i>On completion of the course, students will be able to</i>
Introduce the fundamental concepts, techniques and modern tools in Artificial intelligence and Machine Learning field to effectively apply it to the real-world problems.	<ol style="list-style-type: none"> 1. Demonstrate knowledge of the Artificial intelligence and machine learning literature. 2. Understand and apply latest Python libraries for Machine learning models. 3. Apply an appropriate algorithm for a given problem. 4. Apply machine learning techniques in the design of computer systems. 5. Explain the relative strengths and weaknesses of different machine learning methods and approaches.

UNIT-I:

Introduction to AIML: Foundations of AI, Sub areas of AI, Applications. Introduction to learning, Types of Learning: Supervised Learning, Unsupervised Learning, Reinforcement Learning.

Introduction to Python and ML libraries: intro to python data types, control flow, loops, functions, modules & packages. Intro to NumPy & Scikit-learn.

UNIT-II:

Supervised learning: ML Task, ML Experience or Data, ML Performance metric, Linear Regression, Linear regression Simulator, Logistic Regression.

Supervised Non-parametric learning: Introduction to Decision Trees, K-Nearest Neighbor, Feature Selection.

UNIT-III:

Supervised Parametric learning (Neural networks): Perceptron, Multilayer Neural Network, Playground Simulator, Backpropagation.

UNIT-IV:

Supervised Parametric learning: Support Vector Machine, Kernel function and Kernel SVM.

Supervised Parametric Bayesian learning: Introduction, Naive Bayes Classification, Bayesian Network.

UNIT-V:

Unsupervised learning: Clustering, K-means Clustering, DBSCAN

Learning Resources:

1. Tom Mitchell, Machine Learning, First Edition, McGraw-Hill, 1997
2. Christopher Bishop. Pattern Recognition and Machine Learning. Second Edition.
3. Ethem Alpaydin, Introduction to Machine Learning, Second Edition
4. T. Hastie, R. Tibshirani, J. Friedman. The Elements of Statistical Learning, 2e, 2008.
5. <http://nptel.ac.in/courses/106106139/>
6. <https://www.w3schools.com/python/>
7. <https://www.w3schools.com/python/numpy/default.asp>
8. <https://scikit-learn.org/stable/>
9. [Linear Regression Simulator \(mladdict.com\)](http://mladdict.com)
10. [Neural Network Playground simulator](http://mladdict.com)
11. <https://www.mladdict.com/neural-network-simulator>

The break-up of CIE: Internal Tests+ Assignments + Quizzes

1	No. of Internal Tests	:	2	Max. Marks for each Internal Tests	:	30
2	No. of Assignments	:	3	Max. Marks for each Assignment	:	5
3	No. of Quizzes	:	3	Max. Marks for each Quiz Test	:	5
Duration of Internal Tests		:	90 Minutes			

VASAVI COLLEGE OF ENGINEERING (Autonomous)

IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Introduction to Batteries and Battery management System

(Open Elective-III) SYLLABUS FOR B.E. V SEMESTER

L: T: P (Hrs/Week):3:0:0	SEE Marks: 60	Course Code: U23OE610EE
Credits:3	CIE Marks: 40	Duration of SEE: 3Hours

COURSE OBJECTIVES The course will enable the students to:	COURSE OUTCOMES On completion of the course, students will be able to
The objective of this course is to introduce learner to batteries, its parameters, modelling and charging requirements. The course will help learner to develop battery management algorithms for batteries.	<ol style="list-style-type: none"> 1. Interpret the role of battery management system. 2. Identify the requirements of Battery Management System. 3. Interpret the concept associated with battery charging / discharging process. 4. Calculate the various parameters of battery and battery pack. 5. Design the model of battery pack

CO-PO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	2	1	1				1					1
CO2	2	1	1				1					1
CO3	2	1	1				1					1
CO4	2	1	1				1					1
CO5	2	1	1				1					1

UNIT -I: Introduction to Battery Management System:

Cells & Batteries, Nominal voltage and capacity, C rate, Energy and power, Cells connected in series, Cells connected in parallel, Electrochemical and lithium-ion cells, Rechargeable cell, Charging and Discharging Process, Overcharge and Undercharge, Modes of Charging.

UNIT -II: Battery Management System Requirement:

Introduction and BMS functionality, Battery pack topology, BMS Functionality, Voltage Sensing, Temperature Sensing, Current Sensing, High-voltage contactor control, Isolation sensing, Thermal control, Protection, Communication Interface, Range estimation, State-of-charge estimation, Cell total energy and cell total power.

UNIT –III: Battery State of Charge and State of Health Estimation, Cell Balancing:

Battery state of charge estimation (SOC), voltage-based methods to estimate SOC, Model-based state estimation, Battery Health Estimation, Lithium-ion aging: Negative electrode, Lithium-ion aging: Positive electrode, Cell Balancing, Causes of imbalance, Circuits for balancing.

UNIT –IV: Modelling and Simulation:

Equivalent-circuit models (ECMs), Physics-based models (PBMs), Empirical modelling approach, Physics-based modelling approach, simulating an electric vehicle, Vehicle range calculations, simulating constant power and voltage, Simulating battery packs.

UNIT -V: Design of battery BMS:

Design principles of battery BMS, Effect of distance, load, and force on battery life and BMS, energy balancing with multi-battery system.

Learning Resources:

1. Plett, Gregory L. Battery management systems, Volume I: Battery modeling. ArtechHouse, 2015.
2. Plett, Gregory L. Battery management systems, Volume II: Equivalent-circuit methods. Artech House, 2015.
3. Bergveld, H.J., Kruijt, W.S., Notten, P.H.L. "Battery Management Systems -Design by Modelling" Philips Research Book Series 2002.
4. Davide Andrea, " Battery Management Systems for Large Lithium-ion Battery Packs" Artech House, 2010.

The break-up of CIE: Internal Tests+ Assignments + Quizzes

- | | | | |
|--------------------------|-----|-----------------------------------|------|
| 1. No. of Internal Tests | : 2 | Max. Marks for each Internal Test | : 30 |
| 2. No. of Assignments | : 3 | Max. Marks for each Assignment | : 5 |
| 3. No. of Quizzes | : 3 | Max. Marks for each Quiz Test | : 5 |

Duration of Internal Test: 90 minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
ACCREDITED BY NAAC WITH 'A++' GRADE
IBRAHIMBAGH, HYDERABAD – 500 031

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Internet of Things and Applications

(Open Elective - IV)

SYLLABUS FOR B.E. VI - SEMESTER (EEE & IT)

L:T:P (Hrs./week) : 3:0:0	SEE Marks : 60	Course Code: U23OE610EC
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> To enable students to understand the fundamentals and architecture of the Internet of Things (IoT) and explore its role in enhancing quality of life through interconnected devices and systems. To familiarize learners with various IoT communication protocols such as MQTT, AMQP, CoAP, and mDNS, and equip them with the knowledge to address real-world design constraints, including technical limitations and power management. To introduce students to IoT hardware platforms, focusing on the selection and integration of microcontrollers and Raspberry Pi for prototyping and building practical IoT applications using Python. To provide an in-depth understanding of IoT data representation, visualization, and device-level interactions, along with remote control capabilities and power conditioning techniques using energy harvesting methods. To expose students to real-world case studies and application domains of IoT such as Smart Cities, Connected Vehicles, Smart Agriculture, Healthcare, and Activity Monitoring, fostering innovation in interdisciplinary domains. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> Understand the Architectural Overview of IoT Enumerate the need and the challenges in Real World Design Constraints Compare various IoT Protocols. Build basic IoT applications using Raspberry Pi. Understand IoT usage in various applications.

CO-PO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	1												1	1
CO2	3	2					1					1	1	2	2
CO3	3	1												1	1
CO4	3	1			2								1	1	1
CO5	3	2		1		2	2		2			2		2	2

UNIT - I : OVERVIEW

Introduction to IoT – Improving Quality of life.

IoT-An Architectural Overview, M2M and IoT Technology Fundamentals- Devices and gateways, Data management, Introduction to cloud IOT platforms like MS Azure, AWS IOT, Google Cloud IOT, Thingworx, Business processes in IoT, IoT Enabling Technologies, IoT Levels & Deployment.

UNIT - II : Real-World Design Constraints

Real-World Design Constraints- Introduction, Technical Design constraints-hardware is popular again, Data representation and visualization, Interaction and remote control. Power Management in IoT device, Power conditioning using energy harvesting.

UNIT - III : IOT PROTOCOLS

Introduction to MQTT, Quality of services in MQTT, standards and security in MQTT.

Introduction and implementation of AMQP, Implementation of CoAP and MDNS.

UNIT - IV : Device for IoT

Choice of Microcontroller, Introduction to Raspberry Pi, Features of Pi, Programming platform, Python programming for Pi. Building basic IoT Applications using Raspberry Pi.

UNIT - V : IoT case studies

Smart Cities and Smart Homes, Connected Vehicles, Agriculture, Healthcare, Activity Monitoring.

Learning Resources:

1. Jan Holler, Vlasios Tsiatsis, Catherine Mulligan, Stefan Avesand, Stamatis Karnouskos, David Boyle, "From Machine-to-Machine to the Internet of Things: Introduction to a New Age of Intelligence", 1 st Edition, Academic Press, 2014.
2. Peter Waher, "Learning Internet of Things", PACKT publishing, BIRMINGHAM – MUMBAI
3. Bernd Scholz-Reiter, Florian Michahelles, "Architecting the Internet of Things", ISBN 978-3-642-19156-5 e-ISBN 978-3-642-19157-2, Springer
4. Daniel Minoli, "Building the Internet of Things with IPv6 and MIPv6: The Evolving World of M2M Communications", ISBN: 978-1-118- 47347-4, Willy Publications
5. <https://nptel.ac.in/courses/106105166/5>
6. <https://nptel.ac.in/courses/108108098/4>

The break-up of CIE : Internal Tests + Assignments + Quizzes

- | | | | |
|--------------------------|----------------------------------|-----------------------------------|-----------------------------------|
| 1. No. of Internal Tests | : <input type="text" value="2"/> | Max. Marks for each Internal Test | : <input type="text" value="30"/> |
| 2. No. of Assignments | : <input type="text" value="3"/> | Max. Marks for each Assignment | : <input type="text" value="5"/> |
| 3. No. of Quizzes | : <input type="text" value="3"/> | Max. Marks for each Quiz Test | : <input type="text" value="5"/> |

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)

ACCREDITED BY NAAC WITH 'A++' GRADE

IBRAHIMBAGH, HYDERABAD – 500 031

Automatic Train Protection System - Kavach

SYLLABUS FOR B.E. VI – SEMESTER

(CSE, CSE(AI&ML), ECE, EEE, IT & Mechanical)

L:T:P (Hrs./week) : 2:0:1	SEE Marks : 60	Course Code:U23OE630PH
Credits : 3	CIE Marks : 40	Duration of SEE : 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<ol style="list-style-type: none"> 1. To provide students with a comprehensive understanding of automatic train protection technologies, focusing on the architecture and working of the Kavach system. 2. To impart knowledge about the components and subsystems of Kavach, including both onboard and wayside equipment, communication protocols, and signaling interfaces. 3. To equip students with the skills required to explain layout-specific plans, diagrams, and implementation strategies for deploying Kavach systems in railway networks. 4. To enable students to simulate, test, and validate Kavach configurations using testbench environments to ensure functionality, reliability, and safety compliance. 	<p>On completion of the course, students will be able to</p> <ol style="list-style-type: none"> 1. Acquire knowledge about the Train Protection Systems in general and Kavach - Indian Railways Automatic Train Protection System in detail. 2. Acquire knowledge about various elements, subsystems associated with Kavach, those on the ground - wayside, those on the train - onboard and related concepts. 3. Illustrate various plans & diagrams required for implementation of Kavach for typical station layout. 4. Simulate, test, and evaluate the performance of the Kavach system using testbench environments, ensuring correctness of configuration, data validation, and compliance with safety standards.

CO-PO/PSO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	3	2	1										3		2
CO2	3	2	1										3		2
CO3	3	3	2										3		2
CO4	3	3	2	1										2	2

UNIT – I: Introduction to Train Protection Systems (8 Hours)

Train Protection Systems: Auxiliary Warning Systems, European Train Control Systems Communication Based Interlocking System, Spot and Continuous Relay of Information

Working of Train Protection System – Kavach: Overview of Kavach and its Working, Features, Subsystems, Communication Interfaces, Signalling Interfaces

Subsystem: Onboard Kavach: Driver Machine Interlocking, Braking Interface, Radio Equipment, Onboard Computer, Transponder Receiver, Odometry, GNSS, GPRS, GSM

Subsystem: Stationary Kavach Station Kavach, Track Side Equipment, Signalling Interface, Radio & Tower, GNSS, Transponders, Network Monitoring System

UNIT – II: (6 Hours)

Concepts : Location Referencing - Train position, Modes of Onboard subsystem, Train Characteristics, Mode Transitions, Braking Curves, Speed Profiles, Speed Limits, Speed Monitoring, Target Speed, Target Distance, Movement Authority, Communication Protocols, Key Management System (KMS), Messages & Language

UNIT – III: Design –Kavach: (8 Hours)

Survey, Assessment & Estimation: Station Layout, Radio Signal Strength, Tower Location, Power Requirement, Cable Survey, Loco Fitment Survey

Station Design: Kavach Scheme Plan, Kavach Control Table, Signalling Interface Diagram, Connectivity Plans for Remote Interface Units (RIUs), Power Supply Plan

Tower Design: Soil Testing, Foundation design, Super Structure Design

UNIT – IV: Installation, Deployment & Testing (8 Hours)

Stationary Kavach: Interlocking Interface, RFID Tags, Station Master Operation Console Indication Panel (SM_OCIP), GPS/GSM Antennas, Pre-commissioning Checklist, Testing

Onboard Kavach: DMI, Speed Sensors, RFID Reader, Onboard Computer, Brake Interface Unit, Pre-commissioning Checklist, Testing

Practicals at IRISET Laboratory (12 Hours)

1. Testbench, Preparation and deployment of Stationary Kavach Data : Configuration involving Topographical Information - Arrangement of Signals/Markers, Transponders, Inter signal Distances, Signal Routes, Gradients, Speed Restrictions
2. Verification and Validation of Onboard Data – Ceiling

The break-up of CIE : Internal Tests + Assignments + Quizzes

- | | | | |
|--------------------------|-----|------------------------------------|------|
| 1. No. of Internal Tests | : 2 | Max. Marks for each Internal Tests | : 30 |
| 2. No. of Assignments | : 3 | Max. Marks for each Assignment | : 5 |
| 3. No. of Quizzes | : 3 | Max. Marks for each Quiz Test | : 5 |

Duration of Internal Tests: 90 Minutes

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)

Accredited by NAAC with A++ Grade

9-5-81, Ibrahimbagh, Hyderabad-500031

DEPARTMENT OF MATHEMATICS

ADVANCED PROBABILITY & STATISTICAL METHODS

(OPEN ELECTIVE)

For B.E., VI - Semester – CBCS (Common to CSE, AIML & IT Branches)

Instruction: 3 Hours per week	Semester End Exam Marks: 60	Subject Reference Code: U230E610MA
Credits:3	Sessional Marks: 40	Duration of Semester End Exam: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
The course will enable the students to:	At the end of the course students will be able to:
<ol style="list-style-type: none"> 1. Understand fitting of a straight line to a given data and measuring Correlation between variables. 2. Study the concepts and application of Time series. 3. Distinguish the various methods of Designs of Experiments 4. Provide the knowledge to the students about Prediction and control by statistical methods Regression and SQC. 5. Learn the concept of pure birth and death models of Queuing theory. 	<ol style="list-style-type: none"> 1. Solve problems on fitting of a straight line to the given data and also to find co-efficient of correlation and to determine regression lines and their application problems. 2. Apply concept of Time series to solve the real time problems. 3. Apply the methods of Designs of Experiments 4. Evaluate the performance measures of the systems in networks, transportation systems, production lines. 5. Apply the comprehensive levels of Queuing theory for calculating service time, traffic intensity, queue length etc. in special and general queues.

UNIT – I: (8 Hours)

CORRELATION AND REGRESSION ANALYSIS Correlation –Scatter diagrams-Spearman's Rank of Correlation-Curve fitting by the Method of Least Squares - Fitting of Straight line - Parabola - Exponential curves:
 $y = a e^{bx}$ & $y = a b^x$ -

– Regression - Lines of Regression - Multiple Regression - Curvilinear regression.

UNIT – II: (8 Hours)

TIME SERIES: Time series and Forecasting: Introduction-Moving averages, weighted average method smoothening of curves forecasting models and Methods.

UNIT – III: (8 Hours)

DESIGN OF EXPERIMENTS: Introduction to Design of experiments - Aim of the Design of experiments - Randomized Block Design (R.B.D) - Latin Square Design (L.S.D) - Comparison of RBD and LSD - Related problems.

UNIT – IV: (8 Hours)

QUEUEING THEORY: Introduction- Input pattern - service pattern-queue discipline - Queue behavior- Kendal's notation, Pure Birth and Death Models - Traffic intensity; (M/M/1: ∞ /FIFO)-Model: (M/M/1: N/FIFO)-Model.

UNIT – V: (8 Hours)

STATISTICAL QUALITY CONTROL

Introduction, Methods for preparing control charts, variable charts – mean and range charts, Attribute charts- np, p and c charts.

TEXT BOOKS:

1. Probability, Statistics and Random Processes, T Veera Rajan, Tata McGraw-Hill companies (Seventh edition)
2. Probability & statistics and Random Processes; K.Murugesan & P.Gurusamy -Anuradha publishers
3. Probability & Statistics for Engineers, Miller& John E. Freund, Prentice Hall of India (Third edition)

REFERENCE BOOKS:

1. T.K.V. Iyengar et al, Probability and Statistics, S. Chand Publications, Revised edition.
2. Probability & Statistics for Engineers, Antony J. Hayter, CENGAGE Learning (India edition)

ONLINE SOURCES:

1. https://onlinecourses.nptel.ac.in/noc24_ch03
https://onlinecourses.nptel.ac.in/noc24_ma28

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)
DEPARTMENT OF HUMANITIES AND SOCIAL SCIENCES

INTRODUCTION TO PSYCHOLOGY

SYLLABUS FOR B.E-VI SEMESTER: GENERAL POOL - OE

Instruction: 3 Hrs/week	SEE Marks: 60	Course Code: U23OE630EH
Credits: 3	CIE Marks:40	SEE: 3 hrs.

Course Objectives:	Course Outcomes:
The course aims to:	By the end of the course, students will be able to:
1. Introduce students to the foundational concepts, theories, and branches of psychology.	1. Explain core psychological theories and their relevance to everyday life.
2. Develop an understanding of human behaviour and mental processes through scientific approaches.	2. Analyze behaviour using major psychological perspectives (e.g., behavioural, cognitive, humanistic, etc.).
3. Encourage critical thinking and analytical reasoning in the study of psychological phenomena.	3. Apply psychological principles to real-world situations such as learning, motivation, and social interaction.
4. Foster awareness of the biological, cognitive, and socio-cultural influences on behaviour.	4. Demonstrate basic skills in psychological research, including hypothesis formulation, data collection, and analysis.
5. Equip students with basic research skills and ethical considerations in psychological practice.	5. Evaluate ethical issues and cultural factors that influence psychological practice and research.

Course Description:

This course provides an overview of psychology as a scientific discipline. Students will explore the biological, cognitive, social, and developmental foundations of human behaviour. No prior knowledge is required.

Unit 1: Foundations of Psychology

1. History of psychology (structuralism, functionalism, behaviourism, etc.)
2. Major perspectives (biological, cognitive, behavioural, humanistic, psychodynamic)
3. Research methods in psychology

Unit 2: Biological Bases of Behaviour

1. The nervous system and the brain
2. Neurotransmitters and hormones
3. Sleep and consciousness

Unit 3: Development across the Lifespan

1. Cognitive and emotional development (Piaget, Erikson)
2. Social development
3. Nature vs. nurture debate

Unit 4: Learning and Memory

1. Classical and operant conditioning
2. Observational learning
3. Memory processes and types

Unit 5: Social and Abnormal Psychology

1. Attitudes, conformity, and group behaviour
2. Psychological disorders and diagnosis (DSM overview)
3. Basic treatment approaches (CBT, psychotherapy)

Textbook:

"Psychology" by Sandra K. Ciccarelli & J. Noland White

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal tests	:	2	Max.Marks	:	30
2	No. of assignments	:	3	Max. Marks	:	5
3	No. of Quizzes	:	3	Max. Marks	:	5

Duration of Internal Tests : 90 Minutes

Duration for SEE : 180 Minutes

VASAVI COLLEGE OF ENGINEERING (Autonomous)

IBRAHIMBAGH, HYDERABAD-31

Department of Humanities & Social Sciences

Advanced Course in Entrepreneurship

(Open Elective-IV) SYLLABUS FOR B.E.VI-SEMESTER

L:T:P(Hrs/week):3:0:0	SEE Marks:60	Course Code: U23OE640EH
Credits :03	CIE Marks:40	Duration of SEE: 03Hours

Course Objectives	Course Outcomes
The objectives of this course are to	On completion of the course the student will be able to
1. Develop an A-team	1. Build and manage a high-performing startup team.
2. Refine business models and expand customer segments.	2. Refine business models and identify new customer segments.
3. Develop strategies to grow revenues and markets, understand Financial Planning	3. Formulate revenue growth strategies and apply financial planning principles.
4. Leverage technologies and platforms for growth stage companies	4. Utilize digital tools and platforms to scale growth-stage ventures.
5. Develop key metrics to track progress.	5. Define and track key performance metrics for business progress.

CO-PO Mapping

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1									2	1					
CO2			1								1				1
CO3											2			1	
CO4					2								1		
CO5											1				
Avg.			1		2				2	1	1.3		1	1	1

Unit I: Pivoting and New Business Model

Introduction to Advanced Course and Recapping the key concepts; Revisit of idea/ solution, business model and team members, Need for a mentor; Pivoting and its need; Types of Business models; Refining business model; Analyzing the Business Model of Competitors; Adding new customer segments to existing business model.

Unit II: Business Planning

Product Management: Need for a product management with examples; Making a sales plan; Building sales organization: Entrepreneur interview, Hiring sales team; Making a people plan for the venture; Introduction and

understanding financial planning and forecasting template; Discussing financial planning and revisiting business model; Creating a procurement plan; Negotiation.

Unit III: Customer Life cycle and Building the A-team

Customer life cycle; identifying secondary revenue streams; Funding Landscape: Funding options for an entrepreneur; Investor hunt: Creating funding plan and designing the pitch deck; Attracting right talent – I: Intro to building the A-team; Examples; Setting the team for success.

Unit IV: Branding and Channel Strategy, Leveraging Technologies

Creating brand Strategy: Drawing venture's golden circle; Defining the positioning statement: values; Creating a Public Image and Presence of the Venture; Identifying the right channel; Platforms for Marketing and Promotion; Platforms for Communication and Collaboration; Making the Tech Plan.

Unit V: Measuring Progress, Legal Matters and Role of Mentors & Advisors

Metrics for Customer Acquisition and Retention; Financial Metrics: Finding new revenue streams based on key financial metrics; Re-forecasting financial plan to increase margin; Professional Help and Legal & Compliance Requirements; Selecting IP for organization; Identifying mentors and advisors; Scouting board of directors; Capstone Project.

Learning Resources:

1. Clancy, Ann L. & Binkert, Jacqueline, "Pivoting- A coach's guide to igniting substantial change" Palgrave Macmillan US 2017
2. Porter, Michael, E., "Competitive Advantage: Creating and Sustaining Superior Performance", Free press, 1st edi.
3. Schwetje, Gerald & Vaseghi Sam, "The Business Plan", Springer-Verlag Berlin Heidelberg.
4. LeMay, Matt, "Product Management in Practice", O'Reilly Media Inc.
5. Smart, Geoff & Randy, Street., "Who: The A method of hiring", Ballantine books, 2008.
6. Blokdyk, Gerardus., "Customer Lifecycle Management - A complete guide", 5starcooks, 2018

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal Tests:	02	Max. Marks for each Internal Test:	30
2	No. of Assignments:	03	Max. Marks for each Assignment:	05
3	No. of Quizzes:	03	Max. Marks for each Quiz Test:	05
Duration of Internal Test: 90 Minutes				

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS), HYDERABAD
DEPARTMENT OF HUMANITIES & SOCIAL SCIENCES

BUSINESS INTELLIGENCE

(Common to all branches) SYLLABUS FOR B.E. VI Semester

Stream- Based – Open Elective

Instruction: 3 Hours	SEE: 60	Course code: U23OE620EH
Credits: 3	CIE: 40	Duration of SEE: 3 Hours

COURSE OBJECTIVES	COURSE OUTCOMES
<p>The course will enable the learners to</p> <ol style="list-style-type: none"> 1. To introduce the concepts and architecture of Business Intelligence (BI) systems. 2. To familiarize students with data warehousing, data mining, and analytics tools. 3. To provide insights into BI implementation and its role in decision-making. 	<p>By the end of this course, students will be able to :-</p> <ol style="list-style-type: none"> 1. Define the architecture, evolution, and benefits of Business Intelligence. 2. Explain data warehousing and mining techniques, and apply them in real-time data environments. 3. Use Business Performance Measurement (BPM) tools and performance dashboards for managerial decision-making. 4. Employ Business Analytics and data visualization techniques in business contexts. 5. Discuss the challenges in BI implementation and emerging trends such as social BI and reality mining.

Unit-I: Introduction to Business Intelligence (BI)

Definition, History and Evolution, Styles of Business Intelligence, Benefits of Business Intelligence, Real-time Business Intelligence, Business Intelligence Value chain, Architecture of Business Intelligence.

Unit- II: Data ware housing and Data mining

Date Warehousing (DWH): Definition, Characteristics, types,-Date warehousing frame world, Data Warehousing architecture, Alternative architectures, Data ware housing integration, Data ware housing-Development approaches, Real time data warehousing.

Data Mining: Definition, Characteristics, Benefits, Data mining functions, Data mining applications, Data mining techniques and tools. Text mining, Web mining.

Unit -III: Business Performance Measurement (BPM)

Definition, BPM v/s BI, Summary of BPM Process, Performance measurement, BPM methodologies, BPM architecture and applications, Performance dash boards.

Unit-IV: Business Analytics and Data Visualization

Business Analytics-Definitions, Tools and techniques of BA, Advanced business analytics Business Analytics and Web usage, Benefits and success factors of Business Analytics.

DataVisualization: Definition, New direction in Data Visualization, GIS, GIS v/s GPS

Unit-V: Business Intelligence implementation and emerging trends

Implementing Business Intelligence-Implementation Factors, Critical success factors of Business implementation, Managerial issues related to BI implementation, Business Intelligence and integration -Types, Need, and Levels of Business Intelligence integration.

Emerging trends in Business Intelligence implementation, Social networks and Business Intelligence, Collaborative decision making, Reality mining.

Suggested Readings:

1. Business Intelligence-A Managerial Approach, Turban, Sharada, Delen, King- Pearson -Second Edition-2014.
2. Decision Support and Business Intelligence Systems-Turban, Aarons on, Liang, Sharada- Pearson, and latest Edition.
3. Successful Business Intelligence, Cindi Howson, McGrawHill Education- Indian Edition.
4. BusinessIntelligence-AhandsonapproachbyN.Rajeshwari,1stEdition,PHI
5. Ramesh Sharda, TurbanE,BusinessIntelligenceandanalytics,10tsEdition,PearsonBooks
6. Bernard Marr,"Data strategy"Kogan Pagepublishing
7. Anoop V KKumar,"Business Intelligence demystified" 1stedition 2022, BPB publications

The break-up of CIE: Internal Tests + Assignments + Quizzes

1	No. of Internal tests	:	2	Max.Marks	:	30
2	No. of assignments	:	3	Max. Marks	:	5
3	No. of Quizzes	:	3	Max. Marks	:	5

VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS)

ACCREDITED BY NAAC WITH 'A++' GRADE

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Academic Activity Planner / Calendar for the Academic Year 2025-26

S.No.	Date	Activities planned
1	02-08-2025	Introduction and objectives of CCA activities, Introduction of Techniche Proposal which mainly focuses on the development of technical skills in students through projects, workshops and technical talks in various domains.
2	23-08-2025	Guest lecture on Recent trends in industrial growth, Rohit Lingala, 2022, application developer II, Oracle (AI Agents)
3	30-08-2025	Awareness on Library learning Resources, by Mr. Ravi Kumar Librarian, VCE
4	06-09-2025	Extempore Contest for BE ECE (A, B & C) Sem-5 students) in association with IETE Students' Forum.
5	20-09-2025	Guest lecture on career guidance by Vinay garu, Dir SRE, Optum
6	27-09-2025	Poster Presentation on "IoT Solutions in Agriculture" for BE (ECE) Sem-3, Sem-5 and Sem-7 students in association with IETE Students' Forum (ISF)
7	18-10-2025	Invited talk by Professor C. Vanitha NIT-Warangal
8	25-10-2025	"Logical Wizard", A technical event conducted for 5 th semester students of ECE (A, B & C) in association with IEEE SB VCE Unit.
9	01-11-2025	Guest lecture on skills need for career growth Manoj Kumar Infrastructure Engineer principal global services.
10	15-11-2025	Technical Essay Writing Competition for BE ECE (A, B & C) Sem-1 students on "Technology in Professional Ethics– need of the hour" in association with IETE Students' Forum (ISF)
11	22-11-2025	Technical Talk on "Introduction to FPGA" by Mr. Vamshi, Member of Technical staff, AMD, Hyderabad
12	03-01-2026	Guest Lecture on Internet of Things: From idea to prototyping Dr. Shyam Sunder Associate Professor, ECE, Osmania University

S.No.	Date	Activities planned
13	17-01-2026	Invited talk on contributions of DRDL for nation building – Prof. Arun Kumar, VCE, Hyderabad.
14	24-01-2026	Invited talk on Recent trends in industrial growth by Dr. K. Krishna Kishore Director AI-Powered Business Expansion, Houses of Companies- T-hub, Hyderabad.
15	31-01-2026	Invited talk on Artificial Intelligence and its impact on the world by – Mr. Karthik, Head – AI division, SignalLyaer, Hyderabad
16	07-02-2026	Technical talk by T. Pavan Kalyan Analog Design Engineer in MOSCHIP Technologies
17	21-02-2026	Hackerrank™ based coding contest “Hackathon 2026” for BE ECE Sem-1 students in association with IEEE SB.
18	28-02-2026	A Workshop on “Robotryst (Programming nodeMCU)”
19	07-03-2026	“Tech Lipi – A technical contest” for BE ECE (A, B & C) (Sem – 4) students in association with IETE Students’ Forum
20	21-03-2026	Career guidance by V. Satya Sri Engineer at QUALCOMM, Hyderabad, Telangana,
21	28-03-2026	Guest Lecture on “Electronic Instrumentation and Various Test procedures” Mrs. Phani Madhuri, Deputy Manager, BEL, Hyderabad
22	04-04-2026	“Hardware circuit design Contest” in association with IEEE SB of VCE Unit.
23	18-04-2026	Guest lecture by Mr. Neeraj, Alumni VCE.
24	25-04-2026	Guest Lecture on “Importance of life skills for securing jobs”, by Durga prasad Yaragunta, Trainer in sift skills and life skills, Editor in chief, Insight Publications pvt ltd Hyderabad